This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.
The design is written in HDL and it has been tested using a cyclone II FPGA board from ALTERA.
since 16.04.2022