New Landscape Entry - RV64IMZicsr RISC-V Core

[DigitalCoreDesign]

Project Name

DRV64IMZicsr

Description

DCD’s RV64IMZicsr RISC-V Core
The DRV64IMZicsr is a 64-bit RISC-V CPU with M, Zicsr extensions and External Debug support. As a part of the DRVX Core Family this unique CPU offers:

• five-stage pipeline,
• Harvard architecture,

flexible size of program and data memory together with their allocation in address space.
To give you freedom of choice, you can easily select the CPU interface:

• AXI,
• AHB
• Native.

The DRV64IMZicsr was developed as ISO26262 Safety Element out of Context (SEooC) and is technology independent, and compatible with all FPGA and ASIC vendors. As we believe in DCD that one CPU is not enough… you can easily use it with a wide range of DCD’s peripherals, including DMA, SPI, UART, PWM, CAN, and more. These unique features make DRV64IMZicsr core a good choice for many applications like e.g.

• Automotive,
• Internet of Things,
• Embedded,
• Consumer Electronics
• and many more.

The DRV64IMZicsr is a 64-bit core with 32 General Purpose Registers. It performs arithmetic and logic instructions, loads, stores, conditional branches, and unconditional jumps. What’s more, proper usage of base instructions provides an additional set of pseudo instructions which are available in the RISC-V assembly language. The M extension enables the usage of additional integer multiplication and division instructions due to Multiplication and Division unit which is responsible for handling these instructions. The Zicsr extension provides the means to access Control and Status Registers which in turn enables interrupt and exception handling according to version 20211203 of The RISC-V Instruction Set Manual Volume II: Privileged Architecture. With Zicsr extension DRV64IMZicsr core is also equipped with performance counters and timers. External Debug support utilizes JTAG debug interface and is implemented with conformance to the RISC-V Debug Specification 0.13.2 and 1.0.0. That allows core debugging with all tools compatible with this specification available on the market.

The DRV64IMZicsr core is delivered with a fully automated test bench and a complete set of tests, allowing easy package validation at each stage of the SoC design flow.

Homepage URL

https://www.dcd.pl/product/drv64imzicsr/

Crunchbase URL (https://www.crunchbase.com/)

https://www.dcd.pl/product/drv64imzicsr/

Repository URL (Only if publicly available)

No response

Organization hosting or owning the project

Digital Core Design

Evidence of RISC-V ecosystem support

https://www.dcd.pl/?pdf=2453

Logo

Category

Processors

Sub-Category

Implementations -> IP

[github-actions]

Thank you for requesting a new entry to be added, @DigitalCoreDesign!
Consider also adding this entry at RISC-V Exchange.

[github-actions]

Thank you for requesting a new entry to be added, @DigitalCoreDesign!
Consider also adding this entry at RISC-V Exchange.

[andyjohnstonmoore]

+1

[rpsene]

@bprestonlf +1

[rpsene]

@DigitalCoreDesign you are already listed https://landscape.riscv.org/?selected=drv32-im-zicsr

[bprestonlf]

@DigitalCoreDesign - https://riscv.org/exchange/ is for individual listings. We try to keep to 1 entry per member/company under most categories of the Landscape.

I would propose updating https://landscape.riscv.org/?selected=drv32-im-zicsr to be listed as DCD CPUs, pointing to https://www.dcd.pl/product-category/cpus/

Feel free to provide an updated Description as well.

Thanks!