Verilog-A Analytic Model of Triple-Gate Junctionless Nanowire Transistor (JNT)
Full model accounting for DC and AC analysis.
-
Notifications
You must be signed in to change notification settings - Fork 0
renan-tr/jnt_va
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published