-
Notifications
You must be signed in to change notification settings - Fork 233
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
some questions about "phase_offset" in module sync_short #82
Comments
Yes it is frequency offset. Here you can find how we convert that phase_offset to real frequency offset: |
Thank you very much for your Python code!I am still understanding this code, it is a bit complicated to me. In fact, I am most concerned about the format and range of this Frequency Office in Verilog.I now think it is an integer. Did I understand it right? I saw you in the comment as an example of -8. May I wouder the largest and the smallest range of it? Of course, I will work hard to learn the code you provide, thank you very much for your help! |
hello sir,
thank you for your amazing work.I would like to ask you some tips about the module “sync_short”. There is a output named “phase_offset”,Is this the frequency offset you calculated using a short training sequence(coarse estimation)? I read the comment and found that it seems to be approximated as an integer, what is its range? If I can understand this information, it will definitely be very helpful for my learning. Looking forward to your reply!
The text was updated successfully, but these errors were encountered: