From ae0dcb2721f49e8a6f993e44f1fc20712f987200 Mon Sep 17 00:00:00 2001 From: tilk Date: Tue, 26 Nov 2024 13:51:49 +0000 Subject: [PATCH] mtvec vectored mode (#755) --- .doctrees/api.doctree | Bin 2238814 -> 2238814 bytes .doctrees/auto_graph.doctree | Bin 91777 -> 93287 bytes .doctrees/current-graph.doctree | Bin 92998 -> 94508 bytes .doctrees/environment.pickle | Bin 2674929 -> 2674929 bytes _sources/auto_graph.rst.txt | 828 ++++++++--------- api.html | 2 +- assumptions.html | 2 +- auto_graph.html | 830 +++++++++--------- components/icache.html | 2 +- coreblocks.arch.html | 2 +- coreblocks.backend.html | 2 +- coreblocks.cache.html | 2 +- coreblocks.core_structs.html | 2 +- coreblocks.frontend.decoder.html | 2 +- coreblocks.frontend.fetch.html | 2 +- coreblocks.frontend.html | 2 +- coreblocks.func_blocks.fu.fpu.html | 2 +- coreblocks.func_blocks.fu.html | 2 +- coreblocks.func_blocks.fu.lsu.html | 2 +- ...unc_blocks.fu.unsigned_multiplication.html | 2 +- coreblocks.func_blocks.html | 2 +- coreblocks.func_blocks.interface.html | 2 +- coreblocks.html | 2 +- coreblocks.params.html | 2 +- coreblocks.peripherals.html | 2 +- coreblocks.priv.csr.html | 2 +- coreblocks.priv.html | 2 +- coreblocks.priv.traps.html | 2 +- coreblocks.scheduler.html | 2 +- current-graph.html | 830 +++++++++--------- development-environment.html | 2 +- genindex.html | 2 +- home.html | 2 +- index.html | 2 +- miscellany/exceptions-summary.html | 2 +- modules-coreblocks.html | 2 +- problem-checklist.html | 2 +- py-modindex.html | 2 +- scheduler/overview.html | 2 +- search.html | 2 +- shared-structs/implementation/rs-impl.html | 2 +- shared-structs/rs.html | 2 +- synthesis/synthesis.html | 2 +- 43 files changed, 1322 insertions(+), 1238 deletions(-) diff --git a/.doctrees/api.doctree b/.doctrees/api.doctree index bc17e23180bcf236c1fabc999f880dd414f544a6..c50b2102f3827de17ab9716b4577b91a02a377d4 100644 GIT binary patch delta 741 zcmYk&O-vI(6bJCGU6g{Qv`|W+P+EJDq-~6$i^UHlB{m*3(W4r&-A>&t`{m58G4UfY zCgNdDNM=rY7B2=h9BRCKS3G&);?YFC8ZZ7AN$BDCcHf&fZ)az3_nEW@?`|#dZ6(LA z*U~&u%ka(G#EqopSgvCe+hbKjQ#GB4Afq{yv`j}^XO-}Ejd|49JSKu9(^X2^<%2?% zhPA$KSEZ_jnyfn(;Wroai6E}|lwy4OHdS4ncWU#)L#ppNYyb1d3)7>C{t48$%iq@~ zM}`iIBADTCmF$U1$Mr=JRb4{_6Nk$cmr%pi2~|zT3(B~(-z`^6=JWDmu9|eI(=v%w z#?NW%rolWBr24kERBfHuZ4nF@cAMPeo60OF%G~&9U(dnK%;6lFqG5Z4c2o^lHP+YD zp$-*8aVDI! zsz;;x?&=fK+z?F(jzAP-7=WX23eaIsnq*WDsIXD0Ns=c4gdfE delta 758 zcmYk&xo;Ce6bE20wjqh*gm`fd$4-I;5=4q!ARjm!CNd&IhzM#3+KeacI`+;ovl~Dh z4T4Y%)l5f07aD|+QUuXaAW9%qH2DiSYDB|tBS>6)Z}+`@`{vl*dTMOLo9iVbrv|E- z{ zHnkk`I9qDd&J3|BS!p}M*D_%V5p+D?VXjcJG^XBHO!cXhF;fCv&7e(rk*!j`>d@P& zQJ$`tU6VcTtQLsiTK4T#wKTath^`eqL)@KDiyYa6)*0sViXReQf7nZ3{Y^|=9 za>f*HZ$y2sBpalj&^U(v$)kkt^3UXr>bfts}`zhHCoPX+^fDcl4dLt zxp3~=m!syy<3&}h)eKX$YO{#zwX2A~YZnn4vsOCnY*7RuV?HB7KhP~xy_?;__h+Ym zBHlm!$}l&MpLuQ|`EYg)v8O(b(uw+?uvDD8jO5|m=P+4lOd_&|o7x%d#v_p@x^)W= zO#Rh38BRKHN28Z?FSwTsw*UYD diff --git a/.doctrees/auto_graph.doctree b/.doctrees/auto_graph.doctree index 391a370ae7eefde8e944e77fc0943bde28f342a9..c55c78172573efd5840534e21564af6d82eee07d 100644 GIT binary patch delta 6919 zcma($X;f5K(x;v@&`mdcv&qt;>`QMz%MP-bC`*GIir5e(hWSuX6wP9k%$&)mF^X2= zog_NKBt{dBK|2Anij$)gW@213#>B9wlifWUolN3a_jN-*7&zzq(eK??Rk!wARTo;0 z%f9(s*7~XN)xrZOD*zV=byzBRV6+g0C-W3o9pq{~FL(eZIL#-7JATpciS-U7zT}jO z&aw$u?c#*jQsj8rDPpTpZ>^A(173Abz;1;CcRHtGj>_Ab;9>#nb*;d4@)(iXTGvXp zwh~mBE{`M%IUbbH!{-!J@O9@@{8g^Re=0bK05mJ&L=I{<1K_jDR@UnVo;XLDf+4CE zcuO@=l;0XC$IYr)*pU~&xmiu_xdQI@j2Kd`*)ssFTJSB4j;L7jkkFmy8A_A>p356{MHGNt7AoE&H{I9v0sXS75`G<>44Q+ z0|W8*0WqSE^8?L*mxJPlq`pq;#{48vE$-9W@oTU?Scx-29>Yx`YIb!VxS;8R2hO*ghxH&|QUBTP2^;c(nGB_3gL&R6dbMA7C%Trk|g=_#kA7-SN`Ja9uowCGK82BsulM5{Ix-F|Vy7OepTbrIOB z^}q+Ti5Q^O;T3Ht<&z4t&UxTG-F#%(k=&_FBarQfbm2onwE7;5GT5|lJSxMV^^t=@ ztj`<%2QVio3@;gTXoI(PS<Z+jK-arkK@j) z1e{9WL0LL%%8bXn%!DCRzt37s>Lik>YKJx8)2^<9b?mxe~5y|1-zR*(!$ zl__{{UKTE?d>)PSXJbHBBzDf%<9hmiL%)|RZMyLU;?XTW=W1P4bsKP}MQabI7tXcl zNu)*;%R?GbeIGa0XtA^=6FUpyMC(7U$w1RXHchyp0qYDN#CgJyuI_#u(Nn;IK!&e1 z#SW$0{3fGRKWpp?C&1EXXMAm?4ii_d#PchY=+V09H01ofYxe>E z)S}1PPw7QAr7f;_q{WDHT2e8BV681;H9YjxVi#Q7nv0$rrfxm!ZGC5hbsWCF$rhBV zO=)ySQL{;56*e~lhWp2%d6yeDwwB}8u5|1DR!@OrT@97tOI9@3E=1MlB&ES(d3dE| zd2P+2%5ZFXItr^cDZqehH&;8Gh_1E~C*TvJ%zpI1unl=&!XvHO*2&L>3QjAUYwEFY zcM5Lawvio~w(Zt~9?!MqV?kRwE^jTtHEq$NJIuS3gz?%?NJf)#ULQ^t!Pj>w5ISlJ zwdKzx^whsx14i`Polnn}?T-`X%vTCs%hc|WBi*Q%ySZ@)9<4K%gOhVYg&Fgq(0a`j-C>Y#y6CQY`8rNH2qr?_l7WN<5 zj?>>#;wPPH*z;C8KKGUho!qFyQI84 z(b%~WHyu(Dzf|jIhn9iJ$n$A6dA;>eA?l;-MXOth=RUAkU0SDqkZbd^56(Jl5;wK| zQI5|ajz?Xoh6-{#_Q!=;RPo;_P$)_jb{gZ0^(@Cw^h58S8;>y#l zkc3A%^D*eNG~D$Wb(U@=D~!$M#7-7~8>=n=cTzSI5A;oA zjV2ll3i^$rDLMT~A`fTLdL5qZ^TQYWPdI5360)$-)enQ5Rk&p!4L=!}gOe_nVAI7G zL9f7518TOn3gr0KrBpiPMVE@{`NE}{^t>Xjw+!UqqnAUm;%g7AC)L zsCDtzFFWD-ADXb>$F*4YgAba2P-E}+YJ9BI4L|zv8O*${#4mrWcF|i_Ew5Wqivw3m zvHwaHbprF1Tw1w{s}g!{x~k_Ph=dT<7!0n0UdQy=1gCMx!>GucQC?oVxUOkM?Q$tX zKNdpw--skzVrj1_apUzolC5IJb3uvou9yZtT=3%cjp%tZ8{2ONV!%xk?!RHi`!~#9 z+>IKk5}1BvAs)Lqg~HeJz6s4Y1Fd^+MFCE{9fSY=DTaE|FF!?N@olY>UQs>+-@Frn z_wV?l>P{?Px*dzAJ8Jy&wi@5P?TbZs{^)E_6xKc5fNO3?(9WkfsSiX;Fpe`e65}{N z?4BOy=bp4BtI4E=L>uQ>67g6FHEbP>Hh+@aXpp3NzgPgq>1?3{g z;Z!FkKpa~a4z(gTN){3n$y#C|8t)$TWG6zvvr97xUJ$x&M{%7vudZ)mz$mJx5e!CA zHR{`}opi(LXFT{O4>mE5NTm_$7Pp@aHi6kHas&%W#(J?Z5qg`gAD1rfU1)~DjedNdX z8>qT+4Vhtt2|pM_ah^t)Ay$8O%Sa`m+X%LHMk3gLBOPn0*;kEpdc{^zcu!4#lyG4g zNw7ppg1PsCM8p?Kpe1V*$?%jEFM5u%P&1DdiipD+<1jKZ#FtYzv#J!L@e#i`?(kNsTfD=0g!Wk8hud=CGnmSe}q@ss+n zebc-w+j(Z4GfAELEJ)-CCd{&Z8EmK8Et?J$rR3;MOM)2Qv?Pe(O-n@BnwCRjBiFD% zQkx`IE2NTo=TGxM9WYwe6$gQ8`6TxH1>ie2#bHGdJ6Hj}ql@@=CB#TDlETO_V{2EJ$8uoN01ddH{SP{rz26YxkqPka6k3Tk*{tK|yRYm_)aA($i!}-W8a$XA=B}ZA)HMsqg*~wMz!|ZJP48)AUQo^DW027otN53 zHhO*`W2?=i56y1D%v?-ab>#t?ke-+hVZ&PJmI^vH1l8GyGIVsE?>pzpu0A+|Fk~96 z8@BU}X>eEsuzeMdiGy`ar%aQM12?9_Z2CJ=X}@g<@wZ(UM_z9@!O+;knYgiMi^xAx zPHT!_Dp#{$7?fO;K6H=h{IBVhk%c+KHVjmNb{If27ZTZ*b0J2Aa&v5|#*eP5A<1^N zlwSA@$?TL4qDL?o!&U>9^xG^8wo4GZ#{;YK8dff)`(~=eQnz&Ba@Ml|Hh{isrUepQ F{tuVf()0iT delta 6672 zcmai2d3;n=vi?<*bkd#fEF?|#q_dH9C!JohlTKKYu!n>o0w$0&Az+j&NCKiWLYSvB z29dxg99&ogWl)#_?0H6=AKM!paS7miEb>%9VNekvI4B|lukP*6B6fU#bl-ET>eQ)I zRp+a^_sfsH+q%3v4lAzD+;em~VY4C`)hd4^D;~hnA~k9ve4VEh0fc+JvLuGMJb`?1 zdC_4Z43UPog(ku5w5~2Z4%16;+#4DBNf;gnA~gBA|9VzmIqBx4o(GG&>EDDVS}w` z4DvxykPRvx?+8kkP1q2ua{hjB`50hARY{3*`l)T9@vp*)A3&aKmsSwAESW7IHnKL*cw3uLd z5YG-zWVaReDmPo-gTa<0FCPAxH?CV#dXziY+8!j>GZPS-8NDVmme&k+F38;GgNgPm z?6Y%D*fj{{ahu&LE9|zXVoX5_HWjjG3(aUMcoap27DN;p5Lu9hiv?1ys34v6V&ObC zCJjr6N8okKP}KZ02vYn$9sa-Gc)UCn+e`9gs|};GfYGk7O&@LLkd-=BW9}%CKPgo< zTQSKj6P=UP#4Fc{?x_@pC(r6|w9E_Lll9nLo`l_Jy>YB;4vwB4BGYf34#ej2EO9iF zl*lWeh{(w%1Xj$#_6pZtQp(P+FkyF*0aE0BrsOE_@YKHiu}?MO>9=@PtMc^`IFS+Tr|h50$XYG{uOoK-V#5jIp?@jdef4iK<7B9laR$t6-Z9sZ!Hcqu>@>7Y9MRxbo8$T>g$I(`mET>zPAwQ2TI)(!e z=b&=28p9uML(O7u{AKZ<@XcaBtX-5YdqYaK(M!Sd(#Y_95;JdUh z3OknWB>dQxhuOA)m@lh{ zdo$M=@cbc#S3~_m2UBv$f}r*?h1G(qugu`dN4tv^HVan2I)^8puP&81Z7(^vChZ0rYd0Dl81k6Gci$v=514vzpYqiD*nvO-7n{&^OdoPZ6B$yW@3SlQId0Z zzrv`O`bs`!VL?X@ZtV=@(-!0Q&XP5M3wEyjOPm4^?i}H~yz7EO0zd3M5s0y`KSep1 zb+Q=8oN1C4k!+w~?0Tj^Va-8YXc{j?(|>N4lOb@6j&fl-Rf3AnVTkI?!&9BNdsVG? z>nVjbPtqlJnkYol0sWhHTzbPGDS7Qpw~{~V5cYQsa!=(uXZ^jII1g}S-!dFIFdT2~ zpNx0@i_K4{6qz>cSz+WVfZgp%Tz*w41?cnD1?c{>MvhevQ-$yM%1bb8Um9bt z9nJsYtFYNn{dO+S9#mrfJ2_&SnJtTLw@F)(4Oh98N+n%NqB95QDsa{iy+-5Z{Pf*_ z6K=g1Co?5D?|Lt3&Ea^Ac>g@6eBdJM8+?%PL83%n_rW1N^ka9d7F~`+dcRWuV%_eVXPh{c3u~9g3+>CpVkHEwe zi89dbJ+YZGI65VG|840ABeCTjV~_Dz_jZaa#P5zr_j)aA-{tP2PA}yus!nR9XkqKg zJm@|ylD&NDWV-C-2S45}Cjhqt(0=l76n-j|wP4)*Bvsy30?s9$cH!aAdP-Y5yO!N+ z2*k`74VL6;R-e-${j?IA)8nB(6Uw*9aV;1V&V;*1E6M_(JrkTbamv)<)`o^9)%6P( zw$@eGHZ{(%RL1|3iaU#S`1T83e50eGzHwf4McJs4^XE6!I$G+R8Y|-~>iX!|{C>Ek zR|IOwPaJV@!?f(27TxERC+ zu2ZZOHFgSMX7uq;rRxZo{JAOC!%m#)y;SU89Kpwmf%)?)5i_3Kql=3pMKrgF%4$b# zZCx|0=Q7DE0>@K?e`UN(YLV5uXt;gO&wVN*Cqa*8uF;AzKd8=+7kBJjfH#~si>1}1 zlLp?hi?Q;29KJh$grjlrUlPW}Uzo=KOD;^3DZ$vJ@WmGw=3?BJ)79!xj)nELqwD83 zq3o+7bbomdO1>)PO4k+;jhPqX@IPP0kkxths}92Qi}C*IaYc^W`|GM*59i-5zUIYn z^w;isUu#bF;)m*6>M-NVGEDEj2j{P};KlBC#9l9l{`x3Mgiv?9enobdHoMe|3Lu z2I8)dkt(30i6c|Dy#H&Re>!vMn#18@G)4KsV!dNYatYYvBE^-m%A z-A_6c{A5Hh|K{=d<)5BlrD->f_~}MCuW7pZBf4*;I6Hnm<}23v(O|JsMOqP~r0{;D zE*}aIu}TUPH`U}Xb2|f-^td-C(3S7>;*6Hl@YW=Manz4)%Sowq<)SO`EMmQeGNpSJ zAWjFd`fVB-$|<_JlpnM7|`}>nKQc zh4B8d!4x5nI(f82Ax;ivyQ4!`8UOiBNiiv7ToH3GK(iUgrYnLew8YqSPg+Q^?NCBPCq*I1$rCLn0 z(B#fRR_a!Wv6)oN5F02DT<9l0%B48o|L07~lYlWu9IhfC;gv;Jx4_j*8Y*hCIK5u9 zv+Gx7QLCHtRu-j+tZYhDTGgY+jV=?PPh?+k0f-dqvnjpb1`_s$tjnPWH*IM?3wGoX zw|8n759!62TuP8F8=6bSIvJPyxn5mSG4dYah@x1wbW<)(k+EDX&*LjnmdC0jL>C2l zWO3^^h7l-nw*)4K8kBzS%MrKy|>@Zq>m$f>vF`p7$idW@R zMxWtH;!=K(;*oZmAWH3|3+b!7ef3y8YG>EAW>Ez8&GZrf#WO_)mx|*$aVeWZL~sEk z`tw0tor|+6RHAdN4--Z5hX9p0T|h$yW$5`8=T4jmE2MBw7sni>f3LO8ZOL~0JXGIGatS8@By z!8Y9ETtJDYCQShWo_-Go>F{-$b0RlcJ3I8Q&tQOBU03QvU-_6r^q!E{)uA>u zHrCa)$R3XSpto}?3;(Vtah$LAZ|pLFY11fmfJJ*|QaG;stP(FwqmWpS=F3J( zb<--FIK;Dw;?6WmlKT~g4*rP3FOaT&g{Kx_s&oUCOjB^Rn9Qx~s!B$R*s0{x8Cy>K zynEjOUzeA=ZojX$(M*a{o>EIr8))xXh_gQ6e1xTvYMk>4)zgk>t_uA9tVNn<%lAIz2Fxyb`n zJ4Wzmp_#!I*+ZLb;WxYpQ8t4T!aQ-MfMCBmLcBC%AoW*^$lyt{RSd+D_6!z}6;rgw zb-i3UNIhWtz<8?bx%=OYrvleF-J=GnXhjQKk>?{zFSYWK)naK8g?ZMnqlkN`U2~|N Lbe+TM$mH{XG=_K& diff --git a/.doctrees/current-graph.doctree b/.doctrees/current-graph.doctree index 72aecad3d464b922aa28d9facfad7849a2543d5d..cfae7ca2a7f9facfd214836c5a6c889ae975c3b3 100644 GIT binary patch delta 6937 zcma)B3sltA)?a&g4$LqhZ%`Oe-miJUz~BQ=L@`AKO$%i}B%=gU)O=j8=#a4 z645?ZJm?dL3u;d^Th*xWNkD6k(f*lF1))iufkLexV%7OLtQ%y1No^xk`_EXfNl}>H z@T(FxW|0;L{1cf#4U^_hglI=2Rc*xzjRv=CC4&eY*Q6;7p3s^IT3wr{4xm7M8eqXD z-9oek4prm_4pu`KI1Pr92+7Uv2rN<|GdQ7FxnBmQpyqE@tPRdZZHNh1gDv=HND|%* z@xj}{1|Y;CL&DVdKSIhq@K{7L0?!1a`#Voeibz$Ehid}t$095$eD;kN712x3 z8XXCb=oCfCv(e>*IYZKV#isJQyChrDOFH$dAuDhxMuQWv%MhRs6-~3q2aYdvIPpaY z0^id@r&l94_UR`A$s2#hSn-!w4Vq#kcQsxdtF_nZA12%p?=(z0_)=Uo^p7W^u-V`K zO8jaSYzaw<`1FKSwBDUye=*^l2QH*I{j@q|YOjxmrB3&NI&&xrGqhNqu}YEA(GrRY znbmA=A|B5i*<&)|v;G$)h7^T!z-%4-49SW=*&TS*&;_%}ibwwN2boNG%9Ma=lMe40 zGx4O+fJRdcXOtEPPwQ~TG!x;Y6Qx_l7Ed-l&m7+? zb1&hrB^Gs-Lf$aQe#P><52zpqVpI++1spp5EbQ>df`SxWElkJ%6eJ_Ia5-X&GVm^c z-&knC)q-@qU69dh>ODnsS)EKaHMCEiEzbl&hI!`bGhS#OpMm7@R>go9#^<1Na2C4X z^~BlnGP0BGYf5i;YBdt4Ig>^v@};S19HbN_-VaU7RpFQEeHrxzulMXt#rdWXyKP347aX%J zSUPJIzMu63?A5p9Nn0W;HY3#h%;jfjwNp2lK{C3>PW##~+I}X)&dzd$GYF?^jVw~H zh?OCIZuSjm=47F>ZX_&hsSMxvIV0eh@xv1j);Ck+EFjGZg_cn~pAzQ1u$2#CL_$h=#w$d7$nor*$h=W%oKiZS`)#!Uv2v z#gD9koqzL1(F10D%4Oy`h6O(0tcQ93HP;6>))%2|?Krfa8f3RVYWG0uI%inUwdKoW ziY;w^_SNg|BRm_KhT}W@(Y?L`gI*tQUx`4K#QK`5;u{w(uCK$R>#{W_o9(VewgvUI zbE@J&4=3SVn;)5QV_l7RF4NWDhpkWiMUh&wL5Iz2$51YcP+)&;LyXFE;o{nPu(-V?yIH+;hw~KpeLMZIYHvN` zg0`0NyZyOZGGpBf#r&qt%bD`z^J8&xn-!b*so6e;J)%MNb{!7Covm1^yB#X2%KG+DjdZy} z>2eR2?yJP|eOg72qJ8O7oXVVyRge}M9;?Rry*?ZfX?-q?kJUi^>Ii zuWB%He?Ceb!x7@h#RHB%UBXbfUxVla`Ov+duDIpX{lmrYsT9PlCNqzE2`ljSU<9cItxH6pFZqayn&wu;_lM*7`{B6vY@*Wl_Ev@|pBjxTOk_Iy|2+9h`BwjkFC4-n>Oi|eVWxU%4!+>lIHib=(1!XP^?p7=acH3?m zaJ$L5{qyrNVy21wIIzLaMJh-6^9y>>Rnn`|mnBY}MEQ8~7Z=7+04tjaW7h=HZRH{1 zoi4Lt%HghTg@?Cdy#eK2VTk%yr>8z6V-&jm!m!a-i=d17n0RqIwqGp6)r+fCMn6os z7%I|gNR8~Tt$ffszM91E$gijJyYXwe4!T%~U%!sQXW#1VN#Cp@2JQSdp5N+kV(j01 zyUi2oA6oFv4=eHU_rW;+eJHB=`S)x77<2g%y!oRBRhMggjJEq1G%Tz~ZTDoJAzzizAli!<&ZCje>^G*eqN09oL(9VY1?~vrtq_L) zL}WWN>y;}SXs(W7*;;X|iZnQLIk)GF4`yFoi?*K%5chK=p8P2nnLm|dZJ;AA;uJ{Oyi^pY#=9 z`O_eA$cq9*tS3ddttR?%Uz0FLpeOD2B9oZxO?q)Yn5|neB|voglb85iO~1;-iowK7 zYEkV^iLQ(nkNZ)WSW`y9&Kx^_2XnLeQK;DGPX;oJNuHE0?)IW!M}menc~GwSGlas0 zzm{_`8~e_LTb-nXK%vJrPu> zERB6jgIpHN6bu#WNQxAxQM7_1H9uO0GKxZZAFoHbSoAK9eNa9f(X>j`r2FC?G)sg5EKkOCmj`ax6-fDoIw3x#?t9w9~6hW<@jZ+aiut z!-t>fQ#_eSE|Did^0CT}sq#Njw(BxfOZc~H_sizyPd-bzuT)kKT>v6?iIu zf+N30DTq6BDT}RnIG0wt;}zFQ7NO$tJPwJQHRgVFY)FVC@fPRum{SRvWoW#T4hJL4tVtsGaQ6v)|aX4^dT**8_ANh5O16pp`sAFeDkZl%~F(##Ym z;}tH-^U3OM)Q^x&Pj87qtHn#~&FAuD_%YaZvfA&YG|^l@Nv;#x|2sDw7d}m%)w^7q z&J;RNw6IKPeJ&MJrbLLk4tBcjNf~qVFr;O3Dn(KXgES#O7J@h!3X_ zH@utt0r76~`tWYvbPMJ55tQnN>EkSJ!u0XH8RNz+XymOL+D#ZYZW1FW0S`N;S{rJ z0%bd4PfuVa`ioJQP(HJk1HY&)p+dn!Pl#|q*$N&=ok*UIyf%zuH7}P?yr>!1!}Eu6 z+_79nUY1bCYeZuWbKz@Cg4jQU!W=`U(oV15(qohd*C0wqaS4@kf>Ep)MTuekZ$>>g zCXq3P#tmFIIp;$M#yru^kvTerA_hi_p1$QJf+}uFG^&CUZn1v}qi&_|;&K`>@U~m) zE3TAN;=oDHmCWQ;O#0H_RmAkdrBc_-s`6dRpu+@Z*x}25`c1cjW$N2llG%sr68>iJ~YiO!lAWCbg NnoN$Jwe*bo{{SDe{ty5F delta 6692 zcmai2dtB7jw*Rbw0R|Wt9R_(bAn)NZzu_&&LxhVaGNN8J6-1Z}lZT3?cr`UUWfzP5 z9^2fo%$RxOEJsJGPTE1Pd@JY{bqP*L+6i~-`;EOz4qGc z@m=fp+wq0^{lBYUndqjvGTUx-n@%vQ<8j)@4==dShqcTbyhbenluz?y%DL&!9M@t_MMs<5|I_8 z#Z0e4c=%M~rjLo`Mxx#)kymJ7@x2?(nq=Np!oNVQ_bo+|CPmr3NoyhTw3hr}^UuKn zzYc8iZ$*i2vU0dCOap&iERG$GvUlr>RY=yy_iOc!;qjRBU@qGA*_aVv#xMFTycrn&K%V^cu9qC$9}#(pEf>W229Bt)d^H~!#`il79Aw{MQ0{YX%j3i~d);~$z> z6odxDE%YHpzt2LggnPmh`%g^@Pr;?K3|1)`Uxlv}GpCU+VvLFKGX~;jL?Mnu-i6VT zPopWKO%cDnRBNv@K1zs+o~=lcjrV<29E^|0p{Uu%zAJjI3O{NRksOf7oA@` zkF`n0t>O@5rN^Q7;4sMkn>FTBHPn+$NGQ)!)PAu%6Z&xuxAl}u?6L~``f;~Bu*Ygr z^j>RCQ;6x4yoq-{DO#pe5Hx2EuvWRFWr`8z$+0k>Rbxt3J*;N}75d6EIv6Ks3Tp&; z;Ek#YcxrMAI;K=3VXEUSIby$`k^*yCB4p1$JT+T|tJ4PJ=dEcenA4er(@g>Pn&}~G z?3!JG<+HPJVfH4BtadD1Red+oY9y#?cribFs^j`hVE?S<1|fW|q}+lXD=GuY6Q^pE z_)J!s&y_v=+}vBx)tm5iofl5lW#ZYoG{r9E_4#Q0DQ=7sO?Z^X;@XJN*&41Rh*w>;nZRAXsdDy+*i%DPR<(v|0w z<)5HvMK(?@_r}|8YtXw~jg+=Wa9^7b49im$YsjJY{)!+~|7ChsI&RpoD#{J-tr_sb zBWnh{U|PF_uxwo}zF4P(^u~2wC|#G1;}1%Bb)5t+{>kW<^Uyp`-0CVpM|&w&cMiAb zZm_!{;R#1P6+G#UuRBt)byJ#s?Gr78tsAvC_F6G6ZA{_Sdi!qptFZN?k5~50=*HHi zwmL{%SvdD(sUkB>$TIczn<7HxW@~XUdpG;bOtG?#J-lmkx^jiB&-vJUH!oGWw=S(+ zpvc&^C&&KymV+wy#s+qY)Rj$UJkegM;zVA!V+Kzq*~h9l+lTF}=Sl4!D`XD6P)ib? z_|FoRMS^s)O)E(=qgxg=EUjs5uD8ij(6}uR*S5tnP?=Sd1&Q0nBKo;JTzEDcFF#j` zt`s=&h!;$xN17O|lCrTam?3nx9v8d2l!)kf)<8Mfd9oCLdt(%yej^vYZ{F;e z<+Hb4CFRP(M6#IzWFgqPCm##;Bq~xYZ#ku`H{efueewFqJo~A=>{|{8RKBwsmHP`Z z>fPx$|Bh7@){;NA>`y?%yJ2X#8j6kYZbQd;hBkik?o%6t|9h_0()|WHJ8-b(36RKj*mfQPa6Jy zyabn5~4DL&l_9#Rwy~jUUQJcynBoNsn(Jy?8=9MDMpxMe z=rA4$mgR~LfASHP_2jqloE9zTf?>>Yml;X7i&hS_+pS;IZeIC{PWE$64;|ISx%-J{{*`23qFO#Uu{B>TeeItZ!@(SF|JN^0xwwbeKt z_KXX!xic`O{?yu!DGB@BKvTxfks zE1vP9;6bAbZ}JzNUKAu&@SBCg?e6fRhtwQE&A%8$jgG@`4Ij#IfbpVTx^QSltQKOYY9Rv>@<%lmmX?V9)M<2S0Gnq8v$p9KAbSm=gt_&bA z5$fcsG<Oienyw27+3Q4>Xoz<5gTJ{V6|NIZ~C zQ6eOnY~oT9d3PU5q<9j$VtDAELjR@Wx-4`l6wlq2_$ZF@L{SX+vVv<8DO?_VxL4G+ zSmbFUnZ@N~3a50zI}^n7CQ4M!?e0pWIubQ0WR#_COQu*3#NuR1;I=_0ZY7g{cYs9c zik9BuxP>NlKbTIJRN`P3jb(_{DFX-kiAi}B#pnM=Hs#8|I802eAy2U`nPsB6yqUzmyIi{6t$IX3oZbmA}E(q2OS_|Z-7{xON~zA zt;~*+X%pA@^9sg>p)AEo~@{G~^zO=p8o{qzuK8hTLNj z9o00>i4zy9IRRgv&RHe5I}Yr)I-TMMs;=NACUIjd@%NK6L4#)f{n2eSwE{l_dj`a| zmvCZDEMZLJzdlUsBlck$&*Lad^yX0bfC_S*S4sU;rS1=!4=Ve&Q5_J+ng__uA(uvO zx$dZLv+G%>RpZIX`N1{KDBd1V6P1PHz<3(VRBpyX#g1SG!nJpCF1e7g>@IS4ZJ}bs z1U9FOHFG8?DagX|T(M7AQjuI_14NOP@{B&WhTbq4zvmOfLOn$~L5mSwFA{8| zcaj}AUzWq=aq}EL!7LcbW90EX-JQrQhSk#BPB}YkC`sO1=A3uTPTz(bE6~&X-1&-GOg*k{6CjPgMN}b}m>Zsf`j=p&}~HiuqT3#Q7YGX5Y&Z zGAKB3*Hw-9$VQoi0%#ChW#P7^FF3*m_gacmjOF*2G%so57mQr-$~5k!S5M~7XWfbmmUq4szQXk%)pFp<0HsG0)1ADc(dX#OAS-@E+) diff --git a/.doctrees/environment.pickle b/.doctrees/environment.pickle index f7b1bda1270176e43a8f1b7ae9246cbc9c069b3c..9699a3c852c0114770e2c6a4e59b329645a7c2e4 100644 GIT binary patch delta 26996 zcmeHw30#%M`oHhXIRnTJ;))3Fnp?`|f?%eih)bsC4k9kE2)O1B7>Gwfz!!N`MA2MY zT(IrU-0P}ksc2=InOa@j)Tn#Q7PbF(X3jZqtnU4F>)!7F-rMJMcxJxO%ri63JoC&v zbLQlin;uub#K)9jUR`gG>1Z3J9%be$_4EU6>(G)tN^KfEU9Ihz>ywx|EiE-ADP`8o z_EYo?ZG(M$W=>9+ku;(0%vm#LCjyT;r9Z3ho9mUBIwNU(a%$q#neEbMOqo+ehn`St zv)q~-U)8py$tfXiioUU31Mli36J{h%rpjy$5DKm?5eW#^Pn4O$7vu#y3i*o&GlSQrl?8oi>oYD)NYSie{ ztZUmY8&jiz8|mAmfLgvdS+=$s&bphYAfxz5xyU2tL(WKPX=kl_S{>iT(x!f z+-KLn(jK$tzBufrtxvaSf2bX=<=Ap1ZtJ&bYwS6{Tb;BO_FS#hy4qrUu74$I`S#q< z$mccPo{K*|MJu)ErresKmDqF1``*&BozktNFIjp2V_Kn|xs~>6x%S+)QT4Sm z%`BQ6oU4Bm(o!kVdxQon8~9%;drWcBV?ygY^9jx`YDs4lB}l)URo}Hh%(4~o)8qGg zP;s>4i-cK^deEJ&1uD_>^+=_Kp0n0huYA{E5AWL)H5=&LLxY^TO`xuRfrGehQUk|BjVCVk#WReWuv}PT zOFb`2tPF3x{Y z&4sJ*`1I%3_`swlG<%5BS^x7R?f;o-i=yTM@EipeZ{71z4`PAJ145C_560;4L`OMz zgQZn1$bI-=!KT&wTY4=RqMskemmuHlejnYwuz8qpJHJl9#drLuLQ@)0 zqj`$6K5kl+KC4GH*IM0B!!AVq#MS-d(1!tmSkDJ zyIyhHo5~8qMx0Vjzg;9RG_pt!|T51bO=}ZIS z6nB2up~>;^K!*#M9zWDmzhhvlIO`*vAAK`YY0i&1a#OOJgx+d?Gu!&3fbmLyIyXz{ z{c~rXa4Hy}xHxz?-R9WlJQuFddsO+rg+;=VbpA> z(hcgo*Govp5TF|eg7vlwL}MLzi@|z_%U*IXGp5(oy`nrQYzPi?m1!>ewWmh%vmrI& zhMuPR=#5SRObya2&N=Ib7FvB%s&)bsyS7t-mQPowC{z9==AnDsjf6q`e_$coGq@2w zSDUWPR^0Ss8Tb8rnaQ=%V5(@UnDqQNJoLLq`Kc#>)(lm;(6uf~D{e6VY^%|KrPc7W zKr7ul!i5gSDL$~aR=?77tkyZy+!x#CaxZdgv$j#mFM#)o59_J4`1`*{Q8 zmp{$*FJgnJQ2+wuf7BFlErlD?&+GF$4f^?A_BT7f{|aj?{7imNG=cCDg1KXr;e3c%*CI0N=y1GUUr3U{`-_r-K{`Ya7UpH5J{!)_fheNFaD zSBd`wSKT~<&zdV;Y=HxKtNFOsoZ$C6gQ@(GmCawN{ckbKwoAl_1!yaLu%Hj5nE&S zY;6fgnkma9L#<*I(e$NCeUCS-kO^g%ibAwFTX9oJR#2)ctQ8gLM7H8iiP=g6_sNo{ zpk}%(J*5h<$kLHZ6?Y{|Hr3QBj919xP$zVI>r&+;`K?i!Q2nh+4?35FSF2-7knOxo zi6?zMQu~)Flc-TCQk6TEAY-CMaZ>2%waDi#S60xfRY-MNq2y3YjvYL&v?ZThWeSba zkuA+t^62$qrHK)jr;JeOQ!e{ZqUuh$`HCA|S*a|d%LTwP@|AV8r4Xse0%bF~7Rgit zYFG%-^K+4Xs;k8*8OWax^8)-FQ|4Yi@} zXRyVO_BXpxS`nV2Oj->_y}i)l%_3zU)#r_)m+o|Uwc&@f3e|texa3 z{&-ir$W#2etM(~R@du#VEuP|U8#S{V{_vN0njcT`7hzhk8{UYE_vTuA4)V9=S|m^L zcjj6wPw_YA+6bQF@5{AGJeAE;vw4a?E7u<5DgLBfE95EuoLt+;Q~W8pwv(s$!C2eJ zQ~U|J_8L#|=i}+xIiBQi$F&c63h%~iXq7z0pNwmFc#3btT1|KS;ZMc2x;(|7iEGVx zia!z8I`R~M9@B&MJ+YH_O%o!B-d^H?BwL6S>uwY7~vcF z`t(j!n;H|#lolfCLmM_J7b$AG>TOsyD@|1TXtf$fl>usJYOoc{e@B_>Q|zw#(ebUy zG188xfmC)tZB3OmRZqHpMNQ?)tOd>6uEfx|k7QZn&)by-3eWl)zE3KN)@068%5-b8 z<__gig?4_4>R6jI$@{joX3j39H9B@%^`*2lwGn-=TPaso8hW`h(MiG`jw^vitLK!- z)?)9?RBKWEdy2`}_q>uUL8G&wlzY%$o`QU=^_G-zR2f21d##P!I?6|ntgiuSTdc`z zuPO&*k`DSpruPJsvr%z^cT^M|@rE)_p}bhggx6?JlTJZqMVwXU`=_`}WIGt470O(Z z^feBhQJ#=V+L6rrnQSss&?E?6`=*j-<+N9AoRqH2)fo9U9|k1(8t2dP)_ZS5lWf*DmZ6V)De>kMImcdQ~*=Ul@-QGrfyaxEDT~$ebvnSk*p%)=RLa#UUQbhYvZ%9mU7SP$0v8QV=JqjP||&B{TgCbV)At7!xVs$>Px zauegTM(Voi`Mtqvsx=QQhpOwU9>(YSG*krgl+yvV+mO zg}PoOu?kwM*R9EOt<`U>$t!Jme^Az!FV`l8k{|GQUx3#=UIg@Mzu{Q3tEDHVuqdor~|7+>H%mZE^{o z$)CLMnmmkA@#<7-WA7xW@Wmf)!(?C;rWZeHos01k&_Cp?Q?WNmwa6?Mu|NIT$y}4J zc$r;|g_G1xf?;5l9KE+lyr#Mu?WU^9vIrLHB848BjajfAzv|I}6zC*!4s;Td%2&F_ z0;nBZ)@dczh@P%4R|R5VcbcQnOHEPN;jA`}b~i)aggIQFNLuyz;-g$kA}^F!Ia4)J zfUj{;2uiO_9kO_#E@p3Px)hr3v`8IkExBQ_xTx7|{FjiFg;p)6^9o2_25CO^(mH(HZx zEb2nE?t}s3yxE#|u0TVnu2!$uG?zDothJ#9dFoPYUbvgI-k6*Y`RdbFQ1~zoQuhMY z)2LgBIT6*3;#GWTXHVi{weqkM!H=|^=$RrlhIXEjqoTmo>M`;ulBV2+!q+HmD5Dr9 zzAu96uNSKU3Qr2vn~a8Q)Cn?gtXiu^TazEIQ*nIZrHtY0?FHT_RW&QxXQP^AO&%yy zzffq$7IaCh9h|5&dVH(W)Ohl7H4v+6tKwsv-=bpA&D*8~QsqfyFvYG_g6QpSY78PL zpH%qO9^1JGHon@fDo%8_CiI8{cm%C`T8$|Vu&R;mfIQ@Ujj)~ST$wt&3u{SWbIR3y zGS%}L^_WaGcuqYbQ@5U1pOdKrhPp(i2Jclz%haKl)Q?QGV>3Ska<$^b--03zLutpi z$i`{QVF*p9!HH@L4+7FCZR(pRA{hJ=x{WwzIt3oLj=l1#iX$(wzDC0j)d#G}=^v?1szjGwQxQh;0`%rZ zwXG5Oi8|O?D)Uoywl(SUxr#Hg5VPVsw{VfHdsB6lVhCdVY4>N$#TZn{H;2rf=n7)2 zRQm2&YgcxE#Vs3IU*pnWcvnR7{;&D)MRLzK>P=hnTkh`#>h-;%7`u2B*L{=vxwDVokgIA9FNjsnF!H9czg!JgEJK2ks0douq@U| zgk-TEA|68#9*lwTNG#Sxgkcbt%_AUWc?1R~55HD7w;t3Wfd^rLc?1T+!!Oj~u@}0^ z125F%K^OYZBQAhE+={I!VlCu&pamk@FpCf?)>Fh+D8hrQSeMzWw>m|7@|bE&k!B#& zO3+rWu5{|sf{$wq!mSOy2)D}cCrONoL&N<6jliEIZ7~g2oa)r#-R7Lj4Z*pJKS>(V zLd9ve&~AZd_7wLuLZ1bivqR3+A?N0h^Ki&{IplmCa()gue_M`^yg;jC%ZeNy5iXC! z%;8&6ha4Xo=kWo+R!QE)i6_cm2;1$z8FGV-P-!w&eD5b`uS4;!kl@jCFb<;X$CEG~& zt0|DVeg9m!r();!v}jVF@uW zaHj8On>;CbiK!NW;YPcG&&EW+(rgx9eMr(+S8YY{HTB0P>o z*sDeO8;fu^7U69y!r54aud#^h9*b}^7U5?sTIK+B#v;6nMK~9W@GTbMS}ek|ScGG- z2)|+x1G5OPViCi#h*4R@pez{E)jsAS%1R22F^7O?G3IXKNBY{C*3^SoL&}Z8DfK#Y za-+*JW@jdD!``B_erA7C`kI?b;2jC{=xc5+fp;aaq_5deio4XBE_G$~XrY^vw{f(u zIR^nT#f7jqkdhEK0_5uuHctGaU)$Y@(ifra9r3WQj8Nt);b%J0%A=4W;OInCZK?=m z&P-g!Jx|kHp+-~!YJlZWClXCH=~NtZhU8XZtRu+iFxCmTqXl8C3&`tXthckczB}59 z3Rj|XMrY!}5Fu2G|O^~r`QRs;>QlW{%!3X^uvjJQ;DAG!WyIWU%Rk}K>BoL zV?nlcWgS4?>B_>f(7n2`ZXo@;u^5om-B>ipIhkt|2~|BtBO_T)kPVS+Ajr)~))l06 zch(CetveeG@^W_}?ECI4f{FXjKx*He)hCa~Fb$WdoBVC#63k$V@5fqjycTIQP~zem z^!{`di&EB;S2P;{GB%oxq@Xp-Ob4RbFlSM(LkPL0vp`De!!XS~SSJa03Zawp0Uvq* za9Iy_zl6g==*k=BhV;g4TyEd(!JH-BIYgRK+#-_?ReYtmyB1k>o&gOXS|3bx)LdMxW%R^Ud(Ff6 zZuEp9=FrzYVemQB^FdpkhpOtdp&j$l#*GKjPto+y5ZbXAql)a!?(?5GJ0)?}{T=N+ z<<{{C4ITp1Io*pz($l?|D-+d5+0ot-7%PDez1a{6B-l$t(1AsWi!b%YG7^<1NY;LVyDV17EA>LSwrx54P?V*FOJat16W(SvH~7wz#!%c=9ocj49LDg7}R2_GZ?BB zqE1T1lzj%poZe{iqO!rPw(M6$2yIvcwRFf}UX+$^^6|1wrl|R52o2Z|cJwUCu5D8t z&T9|Z#9xr&g+H(r^rh<$F*n)#dshA!)_^zROHo6ZJ382Zh)p{mgwRVPp*wKB==(yf z0MBtS&Bb(Q2t!P_$eU|Sb*lzB{t>JRp$V^0@_q@L z$RCA5C|Qqwe1v&JjQ0r9V9E%1F-+qK_5cS*vRIJOBW<%4Oh?AD&J;hI)uh`anGcwr zqeR8zQEZePRBPHe0W(^#0UL$aXy%17jYhM0kc`nn+#91=KiQkG&}#D%y$Kb@jA1TP zOlO)Nj|G@9hIN)eHx6{8iZYX{d(4ob_6a8MvFu@4Qbw)hfe zTofA`&uU|+$?mw^WwIYDrcWr3?p)-vw7&@82h}0kYf6t6LUIc~kB# zoEIAIHr2H4_CjrWp>%Tv%oIf$Rugo4A{&RUjGiPc{m>+qD8;S~<;Rsa?(@edR-2~D ztTzfjF_}FiJGYspk3#1L_Wc1s6E9$XY#6AGIytl zNgAx#w7W-|HJb3D5(}C*JW8zXyBZD)Vq^v-OlKXbV5)R+Q$-)Yo{F7(F?CJGnM9O& zMb1)2GR)>~GF;-RWb7`2bbmJgY7&wjH2WbnYv4=q_rmzobt+qXY9g}Yi zDE4Y98wwJbW^;9)h03ja;bBu?wOKrrCRVuHbnNt)%;}<=dq89x-*F8+NCRiseClmE zHnD~_OoL|8JiezqVsde?nIA*xP&9VyvQmT}6^BjU^z{r@7cF?sWWD5A&0%ySf!#+1 zFXMDrFq8R6*d>fg`lDuEezk+eVtQ{Td}lrd&q8 zAgbWoNyRH@)O$8Op7$}6x6MNGDQ`9#C5s1!(e!@iS~T!IOp(_d7AE0fD-0hJ4e^`i zzzGZSEyAifVIjWjt5EnU{HYQ@@KNYm6mJ_wkvriKs(N$fb-2p!A7$>cKnH6>E9bJ_ zem#cw7-5@jQN2?Y_aSuS>RdKnR_pweQ3|>1=h@_T3!}jUpoY`)V0HQQ!#ts;QS;eU z6k)u$F?FVxAL&c-qEMgBA@Sjk#b#X0<+ z^>(Bq9uR0+m^>j>48+_GItNAlkPgEVB78F7Yjqlt0lU;`R|bohxL+prC!J_urjQge=fg>BVN#Zu(`a)Y^^;0m}uqm$Jh`lzGs#I zR%F?L53^u*I5+cC5vve7WI!qQIDm}4T9<| z#ehmFWho}8luj*0|4XS$4x7xxJBJtOsa!0()7@1@yFN74w;5R})mnyum(uKIY&yut z%h)1kQRC$>Ix+|jr92AnS9V*l(U;N@3rhxRx17zDg9g%B>A#;ro&luf%Tc z6oM1Sw_jC$Fq;Z>_K36KHwfpNM2u6!B2ck+5gRQl2GfP@tPx$mWok;^-^1xv7U482 z>NE}KXYhvf`7JoZg4L{^U9s6TW;NzGn+~i-AG4`ZF=C!hI z;C1W)DQArAiB}18qf_f}XvwC_>kzDn>WQ+E=n~crcxnmjEAc53_il?b&*c&p45qSP z40r&DEHi_SlwxP|F0FQQ!B3;t<4m4SZAxuTEU-6GkC%0Gn=!%Wv9f7@DYjbClT6;t z`>3)MUw58lxWD;vBeuwFirat~O_az9mwV&>4Xn9DmRBKlsgaA>*|q|+sqIEvwSsW+ zdEeZS;+WZ!#?>^tR-5(x8%1ZG%W#-LQ)RZ{uXohF2W6BokLnX}6*XkPH%s-lb3>Qo zH`yk7tDI#ev5qfXt58y109NED&DJDu9fx=Hj+iHfru z`qQ{te@1U(L!Cv{3*kHpY)A+F%ZTuC(w;=)aIwK8ek>kj^}bD}q95_7rXfg{<$bF6Z(d4EV~^)tp%&U3`j7 zl;f{K347rHMn8?szL0i3Er#T|gC$9}t7Na-ft4qux=Y|<0fc6h<4-|Db7N}16APx0 z!gsQG*|={6zYYzgF^$ZAbb2Rq0r&h)(Ze>oL>sxgSSrBVyKvSPl7ppW5v(uTjmx`2 zdTKWtF6Fg|;2}mss(g~S8*Hvieao4*tk~MIOQ8~NE76K_T*(!Z+a7GEg%rPsJtEm* zl09e+Yy=wWDACRmEqji2qWI=!Q_UGRe^E%&p0V{b%CT+>_oNxs$^}1*pj3>g*FEKY z_)h_>cW0tN%smAtqovtYWngWev-Ng>ySF`Sqo=2cqNL^pBwGl5XV72v>I!}zCs9`YF8v)Q!kb%`J1W$~hxW1SQ z2yJCM(hJ6v2pY5){HH}vR)0-L|L_agB{Xv|UGAa8Y8zZHZM@X-= zva`88Ejox5nn{s|aLCA{jfW7wWYU#GEJk*4KY8zg(2667wg(+%ZNXf88281Z#g`+b zzYd73=C8}>=3ywNjQSj56R02tlTv25W;NF)zc`%4p-uY`iF` zo{yjo{5aG-TlJuzXtSTq=*uYX6`TdjsQeX{BBeI@6V8@G>PJ=!{S&;C06vyLyQBCY zHK68EEcFapb`*hN2Aw<#OUj_YWAKg{lyD5k^9t(0D$LDMUYV<)O^xGzzbCZM4+_Of&1D$-2D#Rx2kce!%4JS zN&_TGmSj06CG-TyC=o&3a1hYEuYGKS>k?jFFRiM$;t1^SzzwO!rJz%2C!4xUGFp=P zlB@w4B^>M#2LZ$S*&7$!zdCR;@8SAKRPS04mZo)m7LxaAG@eWCILV~`l4z1F0~uv? zVbukUuM!~q$T0`;)9>M)b>J?n#x1Tuqh%DxNd|S3WTYU*+zPf=3Fhw$a{0eLP?YP` zV^H6s9Q^YI)&3O#t$-dni%XXcxHVxblqJ;dO~k%SDECc-eM{)nn>dv%p`f=A{V${3 zx7Y#`e-b19y#i|XHX?^2n))_8TM-#=qhb*`pTpOZMYtq^4=ke9=imd2=-N3^q~klR z6XS1ba^2~RR?Pz_=N;BSSxS$;gK(JW$~*WDVlDMK&oUVQmfu$D)ANwEmfBrln?cT8 zU~frw2&KM@d!Q@tvW>tqF0vaSDetjUAd#0?0m!LKh_~00@B1LDY1sR42I*A(K8|AP zWWJ0crc((8T?l?SJ-xt9#?VWV4+=C*+P)}K46nUiauZ|jK4I< z#lJ6cjn$^W51}LrrAhMghw$(gs{avg0W7rmBeoL6J|E-To9K`6#ab54{}{^5qE|kKVzQ|9C%93`;zE*TVLZA2 zgw>&DpF%%bqpE1EM;otWz1T+p5;Zvk8z%pfMEw-l)yd? zh#%?fm%t$oh~MfQmcT1^;7<}bZU1e(}^rV?lo$A17O`r1+=_t}fIkwAMp&_M#7>_CVF!Z{#*dleypu6CfC1fuLf zv;=zEf%FF@(#MX(NFde@^q0UuJ1|HBL+rrA5*Tg=9+AK(J1|-T<2WFG92PHuM6Q2{ zOpwSVJ1|)SQ|&;q1XArlngnLrfmsrG)DFy*zydq4Pyn+hZ;P#wYo3)fgL1xNLE<$R z-ga?M19H!MISKNg{ej01#UT9A4hTQPg2*SA;$0VV{3$7jcm`J_o^~O}4`Cquumr+S zMIiiq0+M~dr2NEytbCIxUXUWkcXE&nN&ewiYew;3*kmWC$!B}zD7P3s&iJ_CU jFg}e9Lm~*1#0`~s^jw{py delta 26379 zcmeHP2V9j$ws$`69Y8u*u%KX%QEW5|iZQVviZN9BOifBe#Wiy!W+Y81r1(9oL4BK7Qf5X5 za<-qGk(fTE&}NyEHa)qJK7CXRMze{Tv(m;(iScP@6V`yTSF;9Mp^XxAEP>>^me)33 z=@6*d{3y}e8ek-Ks7Fm7)ljYf^fWP;neD4OS7>WQ>^s)@sVf}Eo1 z3}~|K0e!iXYg*u@Qx$jZb$yMK3m!Z{U*+UNx900>o!pv*CHhh)xAS_MzQW197&~3h zb#fyynOXDeZ7Nk}IyABbmV*VukG((sLUGalJA$hgus+^C#Um-rOc zlZx82fks)fKOL^a0*u*l!|475)=PHiShq-{<40~rtFAFL`+gQ~_}=Yf@06#}0^tfk?V@oyTASa*MCI7ZAsZ%PPau15X2t#3aYVo=M5wJ{#a==EfPJ!b`!R-+6bTBGUOMnEoZ1dr3bTm!iIyLW2GNE!9ZeW`_cW4*==mF>Gb}_ z-yeC;xgBa)s1bR8*gt5cM$Tz}BW7@8S`p6LRGDm1{9Qjc+ndwwG+v+C!uUtjB7CZ2 z;{Oq~_^++3YqX9=U#eNdKck`H4<;GcF9sSnr=cp>qCl*7`vR_EE_9_nBo!+fR4svDXmwimwbKHB z-R59reW_jmYyF$lTeNTly)g~mZT2B$iFQ5HO&z|k;BX^j(~AGY3K!e|9}1WI+3#=R zl+pofvEy1#LqqGzjvUZ!7k<+c0T)p*DSO;U}kU+!tgcmgp zb1cyj>-!pFA3i+U%@E5hqWBJ{W0T9Dd|jB2QITI8d$)4%V&w(UjaU{WmtSEg)`N-z zSO{H9fY)vv&E)>11io202_lS?94%Mz69)2G441%zg*@%VMLA{)>mu%`Q;$EqhtfslIRzU5#-I ze59LDZXCgqQ0if!)MHuqP|-+c-;^dz>?J2i1WIC~X_at~42jNVh8qz*VleU9{}B^! ztl!bi5u5#d?x}Ak3?#h{vye|Lrs`i{3S$QcP*yWm&v@7HkTJ+VU=GX6qLsJ*zhe-_ zk~t~=pclZLOry#Uh_NSiZE5`8oHCU{=aDz^z>L3WgHu!!lC~mUqRNftbLWk zSRTyoLTo$G_&ZL+_&hg-XbkH|vj?)!U*9VJ=Z$1l2y>;zbJ#uq0ZxSe7S8(o(#G;L zPcq_i-=Ck7vAz7d-S`;eE_bGaLCotmo6XT-(1Q$pf4?2)H(C+4o)WqB{4SRC!CCBQ z|IOgzHZF&@#;_O>m~^FrKzKXEBJ_t*Rf}N$vy7_r52I@E_aooG7w+8FQz4AUnV%~C z;A5sYW48oA|8log?_SZovFU>Vc_I1x#LU0ZgBiU_tL=m0aE{v@Pa5ol2=!RS?T=5t zz9;@RPxfpR)`T{=Vp3`zsD6`A8`_EW`8V&Dw6z`U{Y!E8zrzr@`#MW4R!jUdF3)Wy zPHVrklS0RL8oRew9o?!N-+z)>Vq-0+=>z{TO?fB(Ph1RCcaOibY0|nOtU3MAiMb(I z>-9SYdH+jHlfHCi%4K4y|kX&l2Z|{|81Y?w@><-05O6c8Hw$-NhyP?|Gf| zFR)s1Ass>26PY`%k$U~pw);kOfN|*_H|pM;dCD*J9JgWri~Xw+bo37!{wHnNG7whe z_&VsHi%x$h_xr1c+;gs2m{tnSWP#$_xm&)S{@Jtg*_D77cP8U5>wHr2k> zyvi-r8eyqZuDrU0U^zINS z{g>_$|AWKfUvlR{{bEG_fM5S(P5h=%`afe$G%S#>fbe~#&AaO9R%ph|S$K3dl{GMW zhS&D}MF~oZH$t~92{~R3{i<9%Bf4#Qtk$wWR_o8dFZyG(R{zG~|JM$NH6@Y88^F@<%U6{w1oh7WV2yfqVgVLASRpXQyb(dYpP2ZezXa zTn?_&+Z3}F)NKVDPws^f>|enqQ`3z|-Pp;3%}Ke;g^^JT-nNqE(LzG1TOP}yk2WB6 z@H}fzel|9hwypuY(Z*I${UX-fj9bMQ8DQW5Lfbb74>sYYA0X7u5DDDQ~qTWm2) zps6b{>eI!HGa6?AyjcQ0)?0zpn@6-Z^w@DX}v zkrGdI^G(EwjQT#JHKFnY zT3fnNTl1#)BrQ#>t=2SmJD%3{oT#-h|GJ$uVj}5h`aQ-b+LOy4XBqaS`wljT(az6M z6pL{t`F?NjQO+*bmI)TGQqr}i^q1YNf~_)*3O30_!5xpYCgvSavnlp$@66QdP{KRR zV(xo}r6|zsYO)G1x_SxqV{x~ktfOogjepkioY$ynBP4uDn-(d%A>WWW_YC- zqTtPgXV_zQQI@+_ml9GeRtlbs>Wj~^Rdz|J=8&Xz=kDg{*TrCD@i)$inu`96!N4nJ zQNcO;I3~O)ngr`lQY(AkV%c`SY(J}GLMsp3`Fe+$)RMOu{w^!5mPx42+x+1oOSOZC z&ak?4<0A7gH(q8BFzVhN?ZU&{LB@L+>*{EGT@Q^|kDOl>sleZUGd0e3Xd zeaM!m9H#y;J7Lc}ryj<+_+#cv!Ly)&^s8c=vYN6*(0ck@idx@fsU7Fve8?L=-j z(6akdd&`S&h+%`Z5BuC_Y=fOY-$qsLW|n`!UR0o&`4#)fo=m^VDrK^jXvoie@Eew9 zFDf)9Kwq=*cg)XPM_-7wBNr0rI!)f)Khs-Fb)h_TH(Vz|+>p{TPhHB6${e8(iVZLO6m-ozwcwI|QD)xNeTFSQe$ zk_ANjMtrEnJQS*pWAtNfRlVF~1LL~_`|5-rbNu38lZ#&Omhdt7ASs zNNWZ6c?NIygjGB{SbIjX=J6rgH}>SKLp8WInaO9AvJX%BBOe;}DtiCoFl`W{@BV@o z5oxrhZNt&TJJ*=n85)le!vt$r+{}^MO2wO~Y`PY4*m>Cu;D0jXPovu;Lce z50MVvH&JvDti6MKleJtsFI)Jji?udg^0B&`3npvuf+DAhb#nA)nG$r(-3*_BrTO1>_upGy%4{ZI*5(8muUBw&*>Q_RZqC2ZhokziGelzcV!p-Pp&y%(S`MCM7YO%oht@ zX7V1T)uWC}MW$|6Uuv-&gX^+T8*R_IX^}P`y^BTb)kDC#^i&oGQ5k2~VcTrc3$Pu{ z>?PU?ne;cIzL)IDua{{T?8z%RTA4k$K37}7Xv(Ls97L0CX=ffPjrqo|nHDxtDOmf& z%wMG~xAW4?r1!;~bX=`HVF#t}5+L;~(7esSHDV$}akFTx7{&YRL@aWcMTvm53q4t= z^`{->Y6R3|opy|NY{kVdw&ZRUxt_J7tRm#tvW>McuNG;InMg`4Tg;&K8e$Q_n`?`; z7<=-)5-rJ|99inj@bX4Yx1;^av}AkoK)LoQl7}2I0ODnxvJPWLAKRieVIt{gp5Llr zGaYgs`au94Os_wJ4)uH!hmqdf;c_1`Ki{q~7y9T=$bh&yib|e9h9<}D3gkOPOt_Ov~Dz|^n@%VIL5d-IM2EC`< zrBXBA*IYD-E&o6pB{4$%?ad}1YC~0)?2oiem2&$8%95GU&U}?Z58P!1gbM1??vJ^f z8Gl1;Y1uo`0UVps=$ohPJ=p!ZFlMm+=7lfN1(oddm9RC5?)jT`-I4rSs7#_h-)c-# z$!6bcBkbtPAG9D%p2lJ|c@&Ff@*Ebc4q>qtc>;^I%Hvn8t2}#w69=zYE>B$`;>ZOe z&RfVL4qGTEPFk@p@{|?pC68FhBFfEOn!lo7`%bXA%864`thYQeA&WRK z#kys#+vXDOEjlr-P&aXUO4L`ayW!HUwHVhpoS-)O;{;WX|B~gX1T?ZPpi%fQSuduc z%%y%E(QP5Q7zD{>{FkghL<^WprqphMZuOSeE>fQbx@!&2y$0t|gY&Av`PAV2YH$HH zxVjEb46Hz}?_eb-Mua;cIdcVaXjPmTn&89)7RWJHabMeI;`g!z`nNT>?`v>E4We9u z_)TnqRES~)x4oGXiU}*wAFIJVQG?rAgWFw$+f##kss{H=6&Haf%qkY#-WuG#8r%T~ zXKr z;KEjz!4oZUZsG#R)g^>3SzWMGry$-bOR=o7(CkYVZ?oGB%OMLZr_>iM&1lFBRDd%} zU9;t?R#4jyj4JqQR#hX%=Sa7asV)dkQKdYPhlDD;QORKb68jyhMJBL|Y zGMnn>#a>oxQMlE^%nh^7cV!!B{1QtD0rj9=J+N(e>tXHdO5bFn_xXLSUugZrdW1&A zdIS;c5kyQch**yxWr~RP2u`d=5V0OX#1#feKAq@m9V8b_uJlH^QscQ&;kk0@yDu5>@S();AfJDptVdUB=b$<=Lx z(V1N7cygt?$(7zFR}L;$jxARXEmw{#R}L&!`k7ogtXw&&Tsf#*jOlVe>o8mzhWEFI zf$06MJ>>79^)qd$H}N2{^+$wymAiP*#r{@TF0Z^^qx6B+y2J)pTPolU1@s z6tHA~H9%E&p)FnL&KuAI4;Nqa=m2ZZ$1uvcFdhf8A&id#`6`T$mp`G_cXy%13(@wD z1ejY^IQLiZlU*qPDC&@KOp>J@Rfcm{E^pkPp&56eM6X1YfT%8=OtRFb({bDtHQy1z zJA;gk;9YP}R1m?tfxHyK`?|_Ix}#laO+E@|b>*&9G0Ead#mN?bZ@qEXTD97!YrGR( z=(|41@?)~4xtl{k6_NaI)bv#(AEatJ(}mLaA=`o}SPbb=+)cr+b)h{)V(?Qe4c!Z! z#rH+=Azb$0Ey`}q>yqyg*grCbcscT5vh@o}m^BSTbg>;;+}V}KgZ$W)k5(0Ypz`c` zmV46TZah+))pb?*THX2k#HEt_P0+ zIj6X$(a={ejgIDhKsH75At2YId3TVuJ^4K#={@;SkQaK&%D(N%qqw~3Y(gD+@`mK~ z5a#0I3`H~`}r#^Q(%G_I3rXB5=hc>R=jeg3ehlkOQ zMHp0cUw&uZNtvlhvpRKlSdYwbKMfrQvw7tn9!*c&!`-<=$2ifx3V1*P9sBZO3P^P3 zh@t}vaW1~l7wbqCo~T4W_2vB(Fj)cL&A~{Z^zI7P6?)?|Y_hT+Z;UZr>&IhNzth90 zVmI^*4Z(qQquItZ7iY)!H(95ac06q+4!vG%5%FQJRb+LFP@J9sXr8Il~tWmN-6&sN_nNs;zQ*_c|Fyy$}rlr9xCaW#eFD!wZ+fJ zF_E(5*)STsAL5u!|)sRlW2Bj*R|v^|ZC+v?MuBnTxSOh`E6qs2;>#MxyDFfE0D4emxy9YH|FGfC2`1kM_Y=CCeRI>3tEx&I?-=P|RaL@l%r=JN zNf)+S{2l&Ps&c5xQGOp9TXX?4F0&0!;Po)nlmtFpH8!%Uv7$t2FkXq$3=$G~Pvk61 zB2Q5DXH(*2u^J!6aNeE>msFn2>nPDuN*xK2 zxCO4Z-oH)egH^XzR<|tV@+I3Y1PejCEwvq6y;R$(aJrrcGewr5Y88DyiH}ED#!i-& zerPgJQq>lRi&&+d=e!9?)uw3*?~BZjPT}{e&TXa{W6-&d)3}8Sp2TcLPvs4iXxpu# zYfs%Wk&lWQ>OcukTYRdP%#Ty$Bn{Oa+TEkf8cq1ohFmmpc#K@zKk5h)F?CPju`1V#YL>E6U^YLdz$Kne!OkKpI95~CR-u1ZXjwc844KaF zL~Zk@^ZP(5r}KMMo>%E=B6Nz*xzgZNURUYvb*JuTR_ShYDz=4Ux|GTXfV55H16385 zY3CFkN~;gSsfQlKmfHRRc1y7_Alr#FJ{+V;y2I6d9Im$Q1&1w7s?Fk|bh*MkW?+}c zWX_P?+ykQ8_(o{xZW@x|@TuRcvB@>GX*x8E=KW~X5sO<5oB1i64#i-nF5ifwOyyyV zFMXB41JQ!_On#3Vt2KhICGtC|;01(+1v9yyg54r$!yuGgwYpkRQB3d5gzwCzkXh(% zHcg)e+smd?vk(QzuY&_4XwP|TFjb1}r1C{H>YE9V=X=cJ>#&e)T9wJisO(K5XvRQm z9UAfurpRYDk5F)k9fl8yLG=&Mh7*?6w~nahgk|;JPe9?P#eZ)f#OfXPpd)Mh2#Veb zXHeCXOE1Aqe)}NzRCRTpzwffY)^}5RyI!sc`qAdTtq{b@aZ52mhj#nKP|zYB^$_(sOFw4 z-bQp6{0>ZR)kBU}wmc+T`Q#x!OjX}!sRZ(tI)L|6O?6ga;HxQf1)l+OWd&d8DoeZ&K}X`@Pw?010%>i zuPy%O9gSaw8I+A*g5}+XQ_bQF;*j?_cA}VTRi3$o_O8MfQ9_OLFU z2US9yR%73gZ#KS=dJ3kd1#s;jujbwg{#z9sjr`*ZcoN8w0)(0+c%6gbr-T-);fWyc zuEBw6>ly#zb!>A*U4uaue=;iywe(~GchO6iFrm}x0pQ($+(A+MC?6CVU}g82O)A?tB^ETvKF zc~8}Y{&b`a3uxDma61h*azBN}Qm2jZqY@1&=AH^2OxbG?jor8m4;Np|n=5o^O|)Tc z=lQ9W4i@A5FNZTSl6t4Whk5>F@miOKTclnku&7cRTEg#A^^8+J@!7yV=yVCKFK*x=5VBG^;K3j&PX-;?h)vCRW3`~AlrEPd z951DI8y!u|cQ(;LBdHU%Xy09-sYz=?2e@rw+Tlx znIk7sZHxOi@m301S%m~rQ#Y%tWA&9%`!Ywdf=Kdv*BV4|-0Dr^Yg^r&O9{=F$JxAoB~-sREA@tYpvwslJ0^OYnrMmcc-S$~kKS6Xl&>sz z$e;K{dCX=+w&>kvN0WP0lUbXwZN9u&PWQW;9qKl#saxdm46Uy3)Ga(r>Fz)zT^s=G z$9uOrPK_9JaSLYIpmtlal;m5i z;FxEFJh#Iy88yJ6x2^{ntnu8jIXJ9_6i^=T#~BFp?e)!;0Cx75~N5!(bYA z#((3U$1WfvW1BIuu})B6nKw81!#Y{$to%4Lb7} zZU+o%`8aL^WnJIez0Jiv81SVhs`)X4-hP}{7Tw+bguP0=IAmdF;VfYEZ%+e!mh&C~^F3*a$S#S)pAOTK+WeLJ6&`mf9H( ze__z{CmlWQRkLhs&*Y41`9hw;c~p+*o?G(yiO2o+D@vK6|1B9PtBuuCWnk@}cJy|z zvtKb7#bqacpTK)k#gn|Y?}N_suB>~cDk6^;``cTa(C&6tYc=bB{~4SS4eI`^qm2Yr z0IRK!(s@!8^%?;~z1A2y3O2ENWyO=CC~g3z0+rt3h~}kWY81sULjECjRDOSYt350@ zEfoL#U^+}ZrTR>wR(r1a=iq4!8uuJd7_h_V97`|rXW7g5B5EACSK9vAy*Ss)#^V=Mn$QOxaOtWuogr)U=D$opwEs@I=a%Mya*=X)vzn3p!i<=%?pp z8-Dw+%^IZd;}IYa??c>NK&STcNLTqdbe*^hgfmMC$GYsbAC_*T{`(PB*ogM?crG(- zBDNbrL287xgF|H!e>jQ`e~Z4PL|N<6f&=J_gttZ&O%hc`S?g13q}9*i-K20k`8rx2{(1vlKMciepngXX{%xQgM=)jb zk?bqbV2f+1<`eQu<^K>G##7lyw3(2Pj`x-_)pJ^gYh% zrPK}gtyMitzD4R+Lz-SqO6h+_;~OboksXSh6r`L!1Q{dmulv@hU{_TIQaYrD^z~b$ z(`!htR+Cb~Nrcr|^!!PAb#fkLjJy#Mx5rhZnb+4jRw@0ghIHL6QXXEtY(+IG#lIxm zNmazA$m5Ef08x#5L{zWfdOv65@^tG{L)yN7O=+(h(wJ&eig_80XVU|METRR9lqm8X z$QXIde5^(V&sJ3+&qzCKNdJ6`bbk%$Yt^LG@f2EJO@kFlQDmhcCG;rB7vsZqg*fzHOI^vfF3 z>|3ODqpEi;7)#T>J`M7H1&tR_s30~Pq=>G_3Xm~&7goK32~`zHZ*r_g^)qgfzFI@N zpqjL(5{+)4CW7Qp4@E{xV$P}Lds&EhX(0aweWA^zcl?0DoWkmVAHGmuO!vNuJD26S zG~sz{4fQySWA7TWoyD>(fd3f#Otq^k~}K?5FwNG16_>kA9mLEY)OGy6+ zyWJ8|;RFy=A43yA#@Faeh(5+F=99}O=x06+{{(ZAPY-{BJv5)b{RD@>e7ff<++{wM zUB!U&$@3bY%*AUaTL{Hp9Ypas6PutEWOPQa#s)dG+|btxExKSqys4S@(t)C*M>asulWu)ztGDxk~> zlq+D16WFSN?M~oP1w7#db|_#s$YRxQg+iVZS>z9Ho>qYA1fEmCJ^{!d;_O$zApywW z;~ZANi%#HA3OMcrPAK3dC-CwhJbZ!zUU4FoD$7|X@R|bNa02HQ@U|0pM*$a|z$FE| z=LFtYz!d?=p9y`afKP<})z5{lD&$j#H9!|tl0X|N^R{;S|ppF9SJApt2G;#us70}cP1S_Dq6KJ7; z)^XxTUb3%k6mq9COFIR0Z~`3_(8URaDIih+^7mCy3h3?xdMKcm6NphjA1AQ*ZiV!7 zBK;K*>jVZVV2BflSHLhQaGwH3I)VEYFvbatRls-w$RB_uC?HAbUm+6}GT8}CQNT1O zkfMMzCy=gynNDDq0v>b%a}+S&2`rF6=9EWbYuT)`k~1jha~>=obKz;%FF&AzUw};f zv=2nY#vtOk4u}Y4LDU;e`K$|^cv}jRrHF_C!HHN5M8r%WA~*sOVG4+RTM8-y2N3m0 zQ@$+)CpL5t@uU>wcY4AmE6dEZX{qVr=Xd6|FZd`ImqCSh=dha`A6IZ2ugijNEn&K0TPY6EE fOm?$*##!0=?2|2WW}j?{Pb+*{o3l^0na}?V?(Wv! diff --git a/_sources/auto_graph.rst.txt b/_sources/auto_graph.rst.txt index d9ed6efdf..040651a96 100644 --- a/_sources/auto_graph.rst.txt +++ b/_sources/auto_graph.rst.txt @@ -6,29 +6,29 @@ subgraph Core["core Core"] Core_InitFreeRFFifo["InitFreeRFFifo"] subgraph WishboneMaster["wb_master_instr WishboneMaster"] - WishboneMaster_request["request"] WishboneMaster_WishboneMaster["WishboneMaster"] WishboneMaster_result["result"] + WishboneMaster_request["request"] subgraph Forwarder["result Forwarder"] Forwarder_read["read"] Forwarder_write["write"] end end subgraph WishboneMaster1["wb_master_data WishboneMaster"] - WishboneMaster1_WishboneMaster["WishboneMaster"] WishboneMaster1_result["result"] WishboneMaster1_request["request"] + WishboneMaster1_WishboneMaster["WishboneMaster"] subgraph Forwarder1["result Forwarder"] - Forwarder1_write["write"] Forwarder1_read["read"] + Forwarder1_write["write"] end end subgraph WishboneMasterAdapter["bus_master_instr_adapter WishboneMasterAdapter"] WishboneMasterAdapter_get_read_response["get_read_response"] WishboneMasterAdapter_request_read["request_read"] subgraph Serializer["bus_serializer Serializer"] - Serializer_serialize_out0["serialize_out0"] Serializer_serialize_in0["serialize_in0"] + Serializer_serialize_out0["serialize_out0"] subgraph BasicFifo["pending_requests BasicFifo"] BasicFifo_read["read"] BasicFifo_write["write"] @@ -36,15 +36,15 @@ end end subgraph WishboneMasterAdapter1["bus_master_data_adapter WishboneMasterAdapter"] - WishboneMasterAdapter1_get_read_response["get_read_response"] WishboneMasterAdapter1_get_write_response["get_write_response"] - WishboneMasterAdapter1_request_write["request_write"] WishboneMasterAdapter1_request_read["request_read"] + WishboneMasterAdapter1_get_read_response["get_read_response"] + WishboneMasterAdapter1_request_write["request_write"] subgraph Serializer1["bus_serializer Serializer"] - Serializer1_serialize_out0["serialize_out0"] - Serializer1_serialize_in1["serialize_in1"] Serializer1_serialize_out1["serialize_out1"] + Serializer1_serialize_out0["serialize_out0"] Serializer1_serialize_in0["serialize_in0"] + Serializer1_serialize_in1["serialize_in1"] subgraph BasicFifo1["pending_requests BasicFifo"] BasicFifo1_write["write"] BasicFifo1_read["read"] @@ -52,14 +52,14 @@ end end subgraph CoreFrontend["frontend CoreFrontend"] - CoreFrontend_target_pred_resp["target_pred_resp"] CoreFrontend_DiscardBranchVerify["DiscardBranchVerify"] CoreFrontend_target_pred_req["target_pred_req"] + CoreFrontend_target_pred_resp["target_pred_resp"] CoreFrontend_stall["stall"] subgraph BasicFifo2["instr_buffer BasicFifo"] + BasicFifo2_clear["clear"] BasicFifo2_read["read"] BasicFifo2_write["write"] - BasicFifo2_clear["clear"] end subgraph SimpleCommonBusCacheRefiller["icache_refiller SimpleCommonBusCacheRefiller"] SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller["SimpleCommonBusCacheRefiller"] @@ -67,17 +67,17 @@ SimpleCommonBusCacheRefiller_accept_refill["accept_refill"] SimpleCommonBusCacheRefiller_start_refill["start_refill"] subgraph Forwarder2["resp_fwd Forwarder"] - Forwarder2_write["write"] Forwarder2_read["read"] + Forwarder2_write["write"] end end subgraph ICache["icache ICache"] - ICache_ICache["ICache"] - ICache_issue_req["issue_req"] - ICache_accept_res["accept_res"] ICache_MemRead["MemRead"] - ICache_ICache1["ICache"] + ICache_issue_req["issue_req"] ICache_flush["flush"] + ICache_ICache["ICache"] + ICache_ICache1["ICache"] + ICache_accept_res["accept_res"] subgraph HwCounter["perf_loads HwCounter"] HwCounter__incr["_incr"] end @@ -94,8 +94,8 @@ HwCounter4__incr["_incr"] end subgraph FIFOLatencyMeasurer["req_latency FIFOLatencyMeasurer"] - FIFOLatencyMeasurer__start["_start"] FIFOLatencyMeasurer__stop["_stop"] + FIFOLatencyMeasurer__start["_start"] subgraph HwExpHistogram["histogram HwExpHistogram"] HwExpHistogram__add["_add"] end @@ -106,29 +106,29 @@ end subgraph ArgumentsToResultsZipper["req_zipper ArgumentsToResultsZipper"] ArgumentsToResultsZipper_write_args["write_args"] - ArgumentsToResultsZipper_read["read"] ArgumentsToResultsZipper_write_results["write_results"] ArgumentsToResultsZipper_peek_arg["peek_arg"] + ArgumentsToResultsZipper_read["read"] subgraph BasicFifo3["fifo BasicFifo"] BasicFifo3_peek["peek"] BasicFifo3_write["write"] BasicFifo3_read["read"] end subgraph Forwarder3["forwarder Forwarder"] - Forwarder3_read["read"] Forwarder3_write["write"] + Forwarder3_read["read"] end end end subgraph FetchUnit["fetch FetchUnit"] FetchUnit_Fetch_Stage0["Fetch_Stage0"] - FetchUnit_Fetch_Stage2["Fetch_Stage2"] + FetchUnit_resume_from_exception["resume_from_exception"] + FetchUnit_Fetch_Stage1["Fetch_Stage1"] FetchUnit_Fetch_Stage2_cond1["Fetch_Stage2_cond1"] - FetchUnit_resume_from_unsafe["resume_from_unsafe"] FetchUnit_stall_exception["stall_exception"] FetchUnit_Fetch_Stage2_cond0["Fetch_Stage2_cond0"] - FetchUnit_resume_from_exception["resume_from_exception"] - FetchUnit_Fetch_Stage1["Fetch_Stage1"] + FetchUnit_resume_from_unsafe["resume_from_unsafe"] + FetchUnit_Fetch_Stage2["Fetch_Stage2"] subgraph TaggedCounter["perf_fetch_utilization TaggedCounter"] TaggedCounter__incr["_incr"] end @@ -136,9 +136,9 @@ HwCounter5__incr["_incr"] end subgraph Serializer["serializer Serializer"] + Serializer_read["read"] Serializer_clean["clean"] Serializer_write["write"] - Serializer_read["read"] end subgraph ConnectTrans["serializer_connector ConnectTrans"] ConnectTrans_ConnectTrans["ConnectTrans"] @@ -152,8 +152,8 @@ Semaphore_acquire["acquire"] end subgraph Pipe["s1_s2_pipe Pipe"] - Pipe_read["read"] Pipe_write["write"] + Pipe_read["read"] end subgraph Predecoder["predecoder_0 Predecoder"] Predecoder_predecode["predecode"] @@ -172,9 +172,9 @@ end end subgraph Pipe1["decode_pipe Pipe"] + Pipe1_clean["clean"] Pipe1_read["read"] Pipe1_write["write"] - Pipe1_clean["clean"] end subgraph DecodeStage["decode DecodeStage"] DecodeStage_DecodeStage["DecodeStage"] @@ -196,19 +196,19 @@ end subgraph RegisterFile["RF RegisterFile"] RegisterFile_perf["perf"] + RegisterFile_read2["read2"] RegisterFile_write["write"] RegisterFile_free["free"] RegisterFile_read1["read1"] - RegisterFile_read2["read2"] subgraph TaggedLatencyMeasurer["perf_rf_valid_time TaggedLatencyMeasurer"] - TaggedLatencyMeasurer__stop["_stop"] TaggedLatencyMeasurer__start["_start"] + TaggedLatencyMeasurer__stop["_stop"] subgraph HwExpHistogram1["histogram HwExpHistogram"] HwExpHistogram1__add["_add"] end subgraph AsyncMemoryBank["slots AsyncMemoryBank"] - AsyncMemoryBank_read0["read0"] AsyncMemoryBank_write0["write0"] + AsyncMemoryBank_read0["read0"] end end subgraph HwExpHistogram2["perf_num_valid HwExpHistogram"] @@ -216,21 +216,21 @@ end end subgraph ReorderBuffer["ROB ReorderBuffer"] - ReorderBuffer_perf["perf"] - ReorderBuffer_peek["peek"] - ReorderBuffer_get_indices["get_indices"] ReorderBuffer_mark_done["mark_done"] - ReorderBuffer_put["put"] + ReorderBuffer_get_indices["get_indices"] ReorderBuffer_retire["retire"] + ReorderBuffer_peek["peek"] + ReorderBuffer_perf["perf"] + ReorderBuffer_put["put"] subgraph FIFOLatencyMeasurer1["perf_rob_wait_time FIFOLatencyMeasurer"] - FIFOLatencyMeasurer1__stop["_stop"] FIFOLatencyMeasurer1__start["_start"] + FIFOLatencyMeasurer1__stop["_stop"] subgraph HwExpHistogram3["histogram HwExpHistogram"] HwExpHistogram3__add["_add"] end subgraph FIFO1["fifo FIFO"] - FIFO1_read["read"] FIFO1_write["write"] + FIFO1_read["read"] end end subgraph HwExpHistogram4["perf_rob_size HwExpHistogram"] @@ -239,8 +239,8 @@ end subgraph ExceptionInformationRegister["exception_information_register ExceptionInformationRegister"] ExceptionInformationRegister_report["report"] - ExceptionInformationRegister_clear["clear"] ExceptionInformationRegister_get["get"] + ExceptionInformationRegister_clear["clear"] subgraph BasicFifo6["fu_report_fifo BasicFifo"] BasicFifo6_read["read"] BasicFifo6_write["write"] @@ -275,24 +275,24 @@ MethodProduct_method["method"] end subgraph RSFuncBlock["rs_block_0 RSFuncBlock"] - RSFuncBlock_select["select"] - RSFuncBlock_update["update"] RSFuncBlock_insert["insert"] + RSFuncBlock_select["select"] RSFuncBlock_get_result["get_result"] + RSFuncBlock_update["update"] subgraph RS["rs RS"] + RS_perf["perf"] RS_RS["RS"] - RS_update["update"] - RS_take["take"] RS_RS1["RS"] RS_RS2["RS"] RS_RS3["RS"] - RS_insert["insert"] - RS_RS4["RS"] - RS_perf["perf"] RS_select["select"] + RS_RS4["RS"] + RS_insert["insert"] + RS_take["take"] + RS_update["update"] subgraph TaggedLatencyMeasurer1["perf_rs_wait_time TaggedLatencyMeasurer"] - TaggedLatencyMeasurer1__stop["_stop"] TaggedLatencyMeasurer1__start["_start"] + TaggedLatencyMeasurer1__stop["_stop"] subgraph HwExpHistogram5["histogram HwExpHistogram"] HwExpHistogram5__add["_add"] end @@ -320,11 +320,11 @@ WakeupSelect_WakeupSelect["WakeupSelect"] end subgraph ShiftFuncUnit["func_unit_1 ShiftFuncUnit"] - ShiftFuncUnit_issue["issue"] ShiftFuncUnit_accept["accept"] + ShiftFuncUnit_issue["issue"] subgraph FIFO3["fifo FIFO"] - FIFO3_read["read"] FIFO3_write["write"] + FIFO3_read["read"] end end subgraph WakeupSelect1["wakeup_select_1 WakeupSelect"] @@ -358,24 +358,24 @@ ExceptionFuncUnit_issue["issue"] ExceptionFuncUnit_accept["accept"] subgraph FIFO5["fifo FIFO"] - FIFO5_write["write"] FIFO5_read["read"] + FIFO5_write["write"] end end subgraph WakeupSelect3["wakeup_select_3 WakeupSelect"] WakeupSelect3_WakeupSelect["WakeupSelect"] end subgraph PrivilegedFuncUnit["func_unit_4 PrivilegedFuncUnit"] - PrivilegedFuncUnit_issue["issue"] - PrivilegedFuncUnit_PrivilegedFuncUnit["PrivilegedFuncUnit"] - PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_cond1"] PrivilegedFuncUnit_PrivilegedFuncUnit_cond3["PrivilegedFuncUnit_cond3"] - PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_cond0"] PrivilegedFuncUnit_PrivilegedFuncUnit_cond2["PrivilegedFuncUnit_cond2"] + PrivilegedFuncUnit_issue["issue"] + PrivilegedFuncUnit_PrivilegedFuncUnit["PrivilegedFuncUnit"] PrivilegedFuncUnit_accept["accept"] + PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_cond0"] + PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_cond1"] subgraph BasicFifo8["fetch_resume_fifo BasicFifo"] - BasicFifo8_read["read"] BasicFifo8_write["write"] + BasicFifo8_read["read"] end subgraph TaggedCounter6["perf_instr TaggedCounter"] TaggedCounter6__incr["_incr"] @@ -387,8 +387,8 @@ subgraph Collector1["collector Collector"] Collector1_method["method"] subgraph Forwarder5["forwarder Forwarder"] - Forwarder5_read["read"] Forwarder5_write["write"] + Forwarder5_read["read"] end subgraph ManyToOneConnectTrans1["connect ManyToOneConnectTrans"] subgraph ConnectTrans6["ManyToOneConnectTrans_input_0 ConnectTrans"] @@ -410,18 +410,18 @@ end end subgraph RSFuncBlock1["rs_block_1 RSFuncBlock"] - RSFuncBlock1_get_result["get_result"] RSFuncBlock1_insert["insert"] + RSFuncBlock1_get_result["get_result"] RSFuncBlock1_select["select"] RSFuncBlock1_update["update"] subgraph RS1["rs RS"] - RS1_update["update"] RS1_RS["RS"] RS1_perf["perf"] - RS1_insert["insert"] + RS1_RS1["RS"] RS1_take["take"] + RS1_insert["insert"] RS1_select["select"] - RS1_RS1["RS"] + RS1_update["update"] subgraph TaggedLatencyMeasurer2["perf_rs_wait_time TaggedLatencyMeasurer"] TaggedLatencyMeasurer2__stop["_stop"] TaggedLatencyMeasurer2__start["_start"] @@ -429,8 +429,8 @@ HwExpHistogram7__add["_add"] end subgraph AsyncMemoryBank2["slots AsyncMemoryBank"] - AsyncMemoryBank2_write0["write0"] AsyncMemoryBank2_read0["read0"] + AsyncMemoryBank2_write0["write0"] end end subgraph HwExpHistogram8["perf_num_full HwExpHistogram"] @@ -438,12 +438,12 @@ end end subgraph MulUnit["func_unit_0 MulUnit"] - MulUnit_issue["issue"] - MulUnit_accept["accept"] MulUnit_MulUnit["MulUnit"] + MulUnit_accept["accept"] + MulUnit_issue["issue"] subgraph FIFO6["result_fifo FIFO"] - FIFO6_read["read"] FIFO6_write["write"] + FIFO6_read["read"] end subgraph FIFO7["params_fifo FIFO"] FIFO7_read["read"] @@ -468,8 +468,8 @@ DivUnit_issue["issue"] DivUnit_accept["accept"] subgraph BasicFifo9["result_fifo BasicFifo"] - BasicFifo9_read["read"] BasicFifo9_write["write"] + BasicFifo9_read["read"] end subgraph FIFO8["params_fifo FIFO"] FIFO8_write["write"] @@ -500,17 +500,17 @@ end end subgraph RSFuncBlock2["rs_block_2 RSFuncBlock"] - RSFuncBlock2_select["select"] RSFuncBlock2_get_result["get_result"] RSFuncBlock2_insert["insert"] + RSFuncBlock2_select["select"] RSFuncBlock2_update["update"] subgraph FifoRS["rs FifoRS"] + FifoRS_perf["perf"] FifoRS_insert["insert"] + FifoRS_take["take"] + FifoRS_update["update"] FifoRS_FifoRS["FifoRS"] FifoRS_select["select"] - FifoRS_update["update"] - FifoRS_take["take"] - FifoRS_perf["perf"] subgraph TaggedLatencyMeasurer3["perf_rs_wait_time TaggedLatencyMeasurer"] TaggedLatencyMeasurer3__start["_start"] TaggedLatencyMeasurer3__stop["_stop"] @@ -518,8 +518,8 @@ HwExpHistogram9__add["_add"] end subgraph AsyncMemoryBank3["slots AsyncMemoryBank"] - AsyncMemoryBank3_write0["write0"] AsyncMemoryBank3_read0["read0"] + AsyncMemoryBank3_write0["write0"] end end subgraph HwExpHistogram10["perf_num_full HwExpHistogram"] @@ -527,21 +527,21 @@ end end subgraph LSUDummy["func_unit_0 LSUDummy"] + LSUDummy_accept["accept"] LSUDummy_LSUDummy["LSUDummy"] LSUDummy_LSUDummy1["LSUDummy"] - LSUDummy_accept["accept"] LSUDummy_issue["issue"] - LSUDummy_accept_cond1["accept_cond1"] - LSUDummy_accept_cond0["accept_cond0"] LSUDummy_LSUDummy2["LSUDummy"] + LSUDummy_accept_cond0["accept_cond0"] + LSUDummy_accept_cond1["accept_cond1"] LSUDummy_LSUDummy3["LSUDummy"] subgraph LSURequester["requester LSURequester"] LSURequester_issue_cond2["issue_cond2"] - LSURequester_issue["issue"] - LSURequester_issue_cond0["issue_cond0"] - LSURequester_accept["accept"] LSURequester_issue_cond1["issue_cond1"] LSURequester_accept_cond0["accept_cond0"] + LSURequester_issue_cond0["issue_cond0"] + LSURequester_accept["accept"] + LSURequester_issue["issue"] LSURequester_accept_cond1["accept_cond1"] subgraph BasicFifo10["args_fifo BasicFifo"] BasicFifo10_read["read"] @@ -553,8 +553,8 @@ Forwarder7_write["write"] end subgraph FIFO9["results_noop FIFO"] - FIFO9_read["read"] FIFO9_write["write"] + FIFO9_read["read"] end subgraph FIFO10["issued FIFO"] FIFO10_write["write"] @@ -571,8 +571,8 @@ subgraph Collector3["collector Collector"] Collector3_method["method"] subgraph Forwarder8["forwarder Forwarder"] - Forwarder8_read["read"] Forwarder8_write["write"] + Forwarder8_read["read"] end subgraph ManyToOneConnectTrans3["connect ManyToOneConnectTrans"] subgraph ConnectTrans13["ManyToOneConnectTrans_input_0 ConnectTrans"] @@ -582,12 +582,12 @@ end end subgraph CSRUnit["rs_block_3 CSRUnit"] - CSRUnit_get_result["get_result"] - CSRUnit_select["select"] - CSRUnit_CSRUnit["CSRUnit"] CSRUnit_update["update"] - CSRUnit_insert["insert"] CSRUnit_fetch_resume["fetch_resume"] + CSRUnit_CSRUnit["CSRUnit"] + CSRUnit_get_result["get_result"] + CSRUnit_insert["insert"] + CSRUnit_select["select"] end end subgraph ResultAnnouncement["announcement ResultAnnouncement"] @@ -621,8 +621,8 @@ end end subgraph CSRRegister4["mscratch CSRRegister"] - CSRRegister4__internal_fu_write["_internal_fu_write"] CSRRegister4__internal_fu_read["_internal_fu_read"] + CSRRegister4__internal_fu_write["_internal_fu_write"] subgraph MethodMap8["fu_write_map MethodMap"] MethodMap8_method["method"] end @@ -640,8 +640,8 @@ end end subgraph AliasedCSR["mstatus AliasedCSR"] - AliasedCSR__fu_write["_fu_write"] AliasedCSR__fu_read["_fu_read"] + AliasedCSR__fu_write["_fu_write"] end subgraph AliasedCSR1["mstatush AliasedCSR"] AliasedCSR1__fu_read["_fu_read"] @@ -649,8 +649,9 @@ end subgraph CSRRegister6["mcause CSRRegister"] CSRRegister6__internal_fu_write["_internal_fu_write"] - CSRRegister6__internal_fu_read["_internal_fu_read"] CSRRegister6_write["write"] + CSRRegister6__internal_fu_read["_internal_fu_read"] + CSRRegister6_read["read"] subgraph MethodMap12["fu_write_map MethodMap"] MethodMap12_method["method"] end @@ -661,10 +662,15 @@ MethodMap13_method["method"] end end - subgraph CSRRegister7["mtvec CSRRegister"] + subgraph AliasedCSR2["mtvec AliasedCSR"] + AliasedCSR2__fu_read["_fu_read"] + AliasedCSR2__fu_write["_fu_write"] + end + subgraph CSRRegister7["mepc CSRRegister"] CSRRegister7_read["read"] - CSRRegister7__internal_fu_write["_internal_fu_write"] CSRRegister7__internal_fu_read["_internal_fu_read"] + CSRRegister7__internal_fu_write["_internal_fu_write"] + CSRRegister7_write["write"] subgraph MethodMap14["fu_write_map MethodMap"] MethodMap14_method["method"] end @@ -675,10 +681,9 @@ MethodMap15_method["method"] end end - subgraph CSRRegister8["mepc CSRRegister"] + subgraph CSRRegister8["mtval CSRRegister"] CSRRegister8__internal_fu_write["_internal_fu_write"] CSRRegister8_write["write"] - CSRRegister8_read["read"] CSRRegister8__internal_fu_read["_internal_fu_read"] subgraph MethodMap16["fu_write_map MethodMap"] MethodMap16_method["method"] @@ -690,8 +695,7 @@ MethodMap17_method["method"] end end - subgraph CSRRegister9["mtval CSRRegister"] - CSRRegister9_write["write"] + subgraph CSRRegister9["misa CSRRegister"] CSRRegister9__internal_fu_write["_internal_fu_write"] CSRRegister9__internal_fu_read["_internal_fu_read"] subgraph MethodMap18["fu_write_map MethodMap"] @@ -704,28 +708,30 @@ MethodMap19_method["method"] end end - subgraph CSRRegister10["misa CSRRegister"] - CSRRegister10__internal_fu_read["_internal_fu_read"] - CSRRegister10__internal_fu_write["_internal_fu_write"] - subgraph MethodMap20["fu_write_map MethodMap"] - MethodMap20_method["method"] - end - subgraph MethodFilter10["fu_write_filter MethodFilter"] - MethodFilter10_method["method"] - end - subgraph MethodMap21["fu_read_map MethodMap"] - MethodMap21_method["method"] - end + subgraph CSRRegister10["priv_mode CSRRegister"] + CSRRegister10_read["read"] + CSRRegister10_write["write"] end - subgraph CSRRegister11["priv_mode CSRRegister"] + subgraph CSRRegister11["mstatus_mie CSRRegister"] CSRRegister11_write["write"] + CSRRegister11__internal_fu_read["_internal_fu_read"] CSRRegister11_read["read"] + CSRRegister11__internal_fu_write["_internal_fu_write"] + subgraph MethodMap22["fu_write_map MethodMap"] + MethodMap22_method["method"] + end + subgraph MethodFilter11["fu_write_filter MethodFilter"] + MethodFilter11_method["method"] + end + subgraph MethodMap23["fu_read_map MethodMap"] + MethodMap23_method["method"] + end end - subgraph CSRRegister12["mstatus_mie CSRRegister"] - CSRRegister12_write["write"] + subgraph CSRRegister12["mstatus_mpie CSRRegister"] CSRRegister12_read["read"] - CSRRegister12__internal_fu_write["_internal_fu_write"] + CSRRegister12_write["write"] CSRRegister12__internal_fu_read["_internal_fu_read"] + CSRRegister12__internal_fu_write["_internal_fu_write"] subgraph MethodMap24["fu_write_map MethodMap"] MethodMap24_method["method"] end @@ -736,11 +742,11 @@ MethodMap25_method["method"] end end - subgraph CSRRegister13["mstatus_mpie CSRRegister"] - CSRRegister13_write["write"] - CSRRegister13__internal_fu_write["_internal_fu_write"] - CSRRegister13_read["read"] + subgraph CSRRegister13["mstatus_mpp CSRRegister"] CSRRegister13__internal_fu_read["_internal_fu_read"] + CSRRegister13_read["read"] + CSRRegister13__internal_fu_write["_internal_fu_write"] + CSRRegister13_write["write"] subgraph MethodMap26["fu_write_map MethodMap"] MethodMap26_method["method"] end @@ -751,10 +757,9 @@ MethodMap27_method["method"] end end - subgraph CSRRegister14["mstatus_mpp CSRRegister"] - CSRRegister14_write["write"] + subgraph CSRRegister14["mstatus_mprv CSRRegister"] CSRRegister14__internal_fu_read["_internal_fu_read"] - CSRRegister14_read["read"] + CSRRegister14_write["write"] CSRRegister14__internal_fu_write["_internal_fu_write"] subgraph MethodMap28["fu_write_map MethodMap"] MethodMap28_method["method"] @@ -766,10 +771,10 @@ MethodMap29_method["method"] end end - subgraph CSRRegister15["mstatus_mprv CSRRegister"] - CSRRegister15_write["write"] + subgraph CSRRegister15["mstatus_tw CSRRegister"] CSRRegister15__internal_fu_write["_internal_fu_write"] CSRRegister15__internal_fu_read["_internal_fu_read"] + CSRRegister15_read["read"] subgraph MethodMap30["fu_write_map MethodMap"] MethodMap30_method["method"] end @@ -780,7 +785,7 @@ MethodMap31_method["method"] end end - subgraph CSRRegister16["mstatus_tw CSRRegister"] + subgraph CSRRegister16["mtvec_base CSRRegister"] CSRRegister16__internal_fu_write["_internal_fu_write"] CSRRegister16__internal_fu_read["_internal_fu_read"] CSRRegister16_read["read"] @@ -794,37 +799,43 @@ MethodMap33_method["method"] end end - end - subgraph DoubleCounterCSR["csr_cycle DoubleCounterCSR"] - DoubleCounterCSR_increment["increment"] - subgraph CSRRegister17["register_low CSRRegister"] - CSRRegister17_read["read"] + subgraph CSRRegister17["mtvec_mode CSRRegister"] CSRRegister17__internal_fu_read["_internal_fu_read"] - CSRRegister17_write["write"] + CSRRegister17__internal_fu_write["_internal_fu_write"] + CSRRegister17_read["read"] + subgraph MethodMap34["fu_write_map MethodMap"] + MethodMap34_method["method"] + end + subgraph MethodFilter17["fu_write_filter MethodFilter"] + MethodFilter17_method["method"] + end subgraph MethodMap35["fu_read_map MethodMap"] MethodMap35_method["method"] end end - subgraph CSRRegister18["register_high CSRRegister"] - CSRRegister18_read["read"] + end + subgraph DoubleCounterCSR["csr_cycle DoubleCounterCSR"] + DoubleCounterCSR_increment["increment"] + subgraph CSRRegister18["register_low CSRRegister"] CSRRegister18_write["write"] + CSRRegister18_read["read"] CSRRegister18__internal_fu_read["_internal_fu_read"] subgraph MethodMap37["fu_read_map MethodMap"] MethodMap37_method["method"] end end - end - subgraph DoubleCounterCSR1["csr_time DoubleCounterCSR"] - DoubleCounterCSR1_increment["increment"] - subgraph CSRRegister19["register_low CSRRegister"] - CSRRegister19__internal_fu_read["_internal_fu_read"] - CSRRegister19_write["write"] + subgraph CSRRegister19["register_high CSRRegister"] CSRRegister19_read["read"] + CSRRegister19_write["write"] + CSRRegister19__internal_fu_read["_internal_fu_read"] subgraph MethodMap39["fu_read_map MethodMap"] MethodMap39_method["method"] end end - subgraph CSRRegister20["register_high CSRRegister"] + end + subgraph DoubleCounterCSR1["csr_time DoubleCounterCSR"] + DoubleCounterCSR1_increment["increment"] + subgraph CSRRegister20["register_low CSRRegister"] CSRRegister20_read["read"] CSRRegister20__internal_fu_read["_internal_fu_read"] CSRRegister20_write["write"] @@ -832,33 +843,25 @@ MethodMap41_method["method"] end end + subgraph CSRRegister21["register_high CSRRegister"] + CSRRegister21_write["write"] + CSRRegister21_read["read"] + CSRRegister21__internal_fu_read["_internal_fu_read"] + subgraph MethodMap43["fu_read_map MethodMap"] + MethodMap43_method["method"] + end + end end end subgraph InternalInterruptController["interrupt_controller InternalInterruptController"] - InternalInterruptController_entry["entry"] - InternalInterruptController_mret["mret"] InternalInterruptController_InternalInterruptController["InternalInterruptController"] - InternalInterruptController_interrupt_cause["interrupt_cause"] + InternalInterruptController_mret["mret"] InternalInterruptController_InternalInterruptController1["InternalInterruptController"] InternalInterruptController_InternalInterruptController2["InternalInterruptController"] - subgraph CSRRegister21["mie CSRRegister"] - CSRRegister21__internal_fu_read["_internal_fu_read"] - CSRRegister21__internal_fu_write["_internal_fu_write"] - CSRRegister21_read["read"] - subgraph MethodMap42["fu_write_map MethodMap"] - MethodMap42_method["method"] - end - subgraph MethodFilter21["fu_write_filter MethodFilter"] - MethodFilter21_method["method"] - end - subgraph MethodMap43["fu_read_map MethodMap"] - MethodMap43_method["method"] - end - end - subgraph CSRRegister22["mip CSRRegister"] - CSRRegister22_read_comb["read_comb"] + InternalInterruptController_entry["entry"] + InternalInterruptController_interrupt_cause["interrupt_cause"] + subgraph CSRRegister22["mie CSRRegister"] CSRRegister22__internal_fu_read["_internal_fu_read"] - CSRRegister22_write["write"] CSRRegister22_read["read"] CSRRegister22__internal_fu_write["_internal_fu_write"] subgraph MethodMap44["fu_write_map MethodMap"] @@ -871,6 +874,22 @@ MethodMap45_method["method"] end end + subgraph CSRRegister23["mip CSRRegister"] + CSRRegister23_read["read"] + CSRRegister23__internal_fu_write["_internal_fu_write"] + CSRRegister23__internal_fu_read["_internal_fu_read"] + CSRRegister23_read_comb["read_comb"] + CSRRegister23_write["write"] + subgraph MethodMap46["fu_write_map MethodMap"] + MethodMap46_method["method"] + end + subgraph MethodFilter23["fu_write_filter MethodFilter"] + MethodFilter23_method["method"] + end + subgraph MethodMap47["fu_read_map MethodMap"] + MethodMap47_method["method"] + end + end end subgraph CoreInstructionCounter["core_counter CoreInstructionCounter"] CoreInstructionCounter_decrement["decrement"] @@ -881,29 +900,29 @@ end subgraph Scheduler["scheduler Scheduler"] subgraph FIFO12["alloc_rename_buf FIFO"] - FIFO12_read["read"] FIFO12_write["write"] + FIFO12_read["read"] end subgraph RegAllocation["reg_alloc RegAllocation"] RegAllocation_RegAllocation["RegAllocation"] end subgraph Connect["rename_out_buf Connect"] - Connect_read["read"] Connect_write["write"] + Connect_read["read"] end subgraph Renaming["renaming Renaming"] Renaming_Renaming["Renaming"] end subgraph FIFO13["reg_alloc_out_buf FIFO"] - FIFO13_read["read"] FIFO13_write["write"] + FIFO13_read["read"] end subgraph ROBAllocation["rob_alloc ROBAllocation"] ROBAllocation_ROBAllocation["ROBAllocation"] end subgraph FIFO14["rs_select_out_buf FIFO"] - FIFO14_write["write"] FIFO14_read["read"] + FIFO14_write["write"] end subgraph RSSelection["rs_selector RSSelection"] RSSelection_RSSelection["RSSelection"] @@ -936,86 +955,86 @@ ConnectTrans16_ConnectTrans["ConnectTrans"] end subgraph Retirement["retirement Retirement"] - Retirement_Retirement_cond0["Retirement_cond0"] + Retirement_core_state["core_state"] Retirement_Retirement["Retirement"] + Retirement_precommit["precommit"] Retirement_Retirement1["Retirement"] - Retirement_Retirement_cond1["Retirement_cond1"] - Retirement_core_state["core_state"] Retirement_Retirement2["Retirement"] - Retirement_precommit["precommit"] + Retirement_Retirement_cond1["Retirement_cond1"] Retirement_Retirement3["Retirement"] + Retirement_Retirement_cond0["Retirement_cond0"] subgraph DoubleCounterCSR2["instret_csr DoubleCounterCSR"] DoubleCounterCSR2_increment["increment"] - subgraph CSRRegister23["register_low CSRRegister"] - CSRRegister23__internal_fu_read["_internal_fu_read"] - CSRRegister23_write["write"] - CSRRegister23_read["read"] - subgraph MethodMap47["fu_read_map MethodMap"] - MethodMap47_method["method"] - end - end - subgraph CSRRegister24["register_high CSRRegister"] + subgraph CSRRegister24["register_low CSRRegister"] CSRRegister24_read["read"] - CSRRegister24__internal_fu_read["_internal_fu_read"] CSRRegister24_write["write"] + CSRRegister24__internal_fu_read["_internal_fu_read"] subgraph MethodMap49["fu_read_map MethodMap"] MethodMap49_method["method"] end end + subgraph CSRRegister25["register_high CSRRegister"] + CSRRegister25_read["read"] + CSRRegister25_write["write"] + CSRRegister25__internal_fu_read["_internal_fu_read"] + subgraph MethodMap51["fu_read_map MethodMap"] + MethodMap51_method["method"] + end + end end subgraph HwCounter9["perf_instr_ret HwCounter"] HwCounter9__incr["_incr"] end subgraph FIFOLatencyMeasurer2["perf_trap_latency FIFOLatencyMeasurer"] - FIFOLatencyMeasurer2__stop["_stop"] FIFOLatencyMeasurer2__start["_start"] + FIFOLatencyMeasurer2__stop["_stop"] subgraph HwExpHistogram11["histogram HwExpHistogram"] HwExpHistogram11__add["_add"] end subgraph FIFO15["fifo FIFO"] - FIFO15_read["read"] FIFO15_write["write"] + FIFO15_read["read"] end end end end end subgraph TransactionManager["transaction_manager TransactionManager"] - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit["PrivilegedFuncUnit_cond1_PrivilegedFuncUnit"] - TransactionManager_LSUDummy_issue_cond0["LSUDummy_issue_cond0"] - TransactionManager_Renaming_ROBAllocation["Renaming_ROBAllocation"] - TransactionManager_accept_cond1_ConnectTrans["accept_cond1_ConnectTrans"] - TransactionManager_LSUDummy_issue_cond2["LSUDummy_issue_cond2"] + TransactionManager_ROBAllocation_Renaming["ROBAllocation_Renaming"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_PrivilegedFuncUnit_cond0"] + TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit["PrivilegedFuncUnit_cond2_PrivilegedFuncUnit"] TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0["Fetch_Stage2_Fetch_Stage2_cond0"] TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1["Fetch_Stage2_Fetch_Stage2_cond1"] - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit["PrivilegedFuncUnit_cond0_PrivilegedFuncUnit"] - TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit["PrivilegedFuncUnit_cond2_PrivilegedFuncUnit"] - TransactionManager_Retirement_cond0_Retirement["Retirement_cond0_Retirement"] - TransactionManager_LSUDummy_issue_cond1["LSUDummy_issue_cond1"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_PrivilegedFuncUnit_cond1"] + TransactionManager_issue_cond1_LSUDummy["issue_cond1_LSUDummy"] TransactionManager_Retirement_cond1_Retirement["Retirement_cond1_Retirement"] - TransactionManager_accept_cond0_ConnectTrans_accept_cond0["accept_cond0_ConnectTrans_accept_cond0"] - TransactionManager_accept_cond1_accept_cond0_ConnectTrans["accept_cond1_accept_cond0_ConnectTrans"] - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit["PrivilegedFuncUnit_cond3_PrivilegedFuncUnit"] + TransactionManager_accept_cond0_accept_cond0_ConnectTrans["accept_cond0_accept_cond0_ConnectTrans"] + TransactionManager_issue_cond0_LSUDummy["issue_cond0_LSUDummy"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3["PrivilegedFuncUnit_PrivilegedFuncUnit_cond3"] + TransactionManager_issue_cond2_LSUDummy["issue_cond2_LSUDummy"] + TransactionManager_Retirement_Retirement_cond0["Retirement_Retirement_cond0"] + TransactionManager_accept_cond0_accept_cond1_ConnectTrans["accept_cond0_accept_cond1_ConnectTrans"] + TransactionManager_accept_cond1_ConnectTrans["accept_cond1_ConnectTrans"] end end Core_InitFreeRFFifo --> BasicFifo5_write - Retirement_Retirement1 --> BasicFifo5_write + Retirement_Retirement3 --> BasicFifo5_write TransactionManager_Retirement_cond1_Retirement --> BasicFifo5_write - TransactionManager_Retirement_cond0_Retirement --> BasicFifo5_write + TransactionManager_Retirement_Retirement_cond0 --> BasicFifo5_write WishboneMaster_WishboneMaster --> Forwarder_write WishboneMaster1_WishboneMaster --> Forwarder1_write FIFO4_read --> CoreFrontend_DiscardBranchVerify - SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMasterAdapter_request_read - SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> Serializer_serialize_in0 - SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> BasicFifo_write - SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMaster_request - WishboneMasterAdapter_get_read_response --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller - Serializer_serialize_out0 --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller - BasicFifo_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller - WishboneMaster_result --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller - Forwarder_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller - SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> Forwarder2_write - ICache_ICache1 <--> HwCounter4__incr + SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> WishboneMasterAdapter_request_read + SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> Serializer_serialize_in0 + SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> BasicFifo_write + SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> WishboneMaster_request + WishboneMasterAdapter_get_read_response --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 + Serializer_serialize_out0 --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 + BasicFifo_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 + WishboneMaster_result --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 + Forwarder_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 + SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> Forwarder2_write + ICache_ICache <--> HwCounter4__incr ArgumentsToResultsZipper_peek_arg --> ICache_MemRead BasicFifo3_peek --> ICache_MemRead ICache_MemRead <--> HwCounter1__incr @@ -1023,9 +1042,9 @@ ICache_MemRead --> Forwarder3_write ICache_MemRead <--> HwCounter2__incr ICache_MemRead --> SimpleCommonBusCacheRefiller_start_refill - SimpleCommonBusCacheRefiller_accept_refill --> ICache_ICache - Forwarder2_read --> ICache_ICache - ICache_ICache <--> HwCounter3__incr + SimpleCommonBusCacheRefiller_accept_refill --> ICache_ICache1 + Forwarder2_read --> ICache_ICache1 + ICache_ICache1 <--> HwCounter3__incr FetchUnit_Fetch_Stage0 <--> Semaphore_acquire FetchUnit_Fetch_Stage0 --> ICache_issue_req FetchUnit_Fetch_Stage0 <--> HwCounter__incr @@ -1051,61 +1070,61 @@ RegisterFile_perf --> HwExpHistogram2__add ReorderBuffer_perf --> HwExpHistogram4__add GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR_increment - CSRRegister17_read --> GenericCSRRegisters_GenericCSRRegisters - GenericCSRRegisters_GenericCSRRegisters --> CSRRegister17_write CSRRegister18_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister18_write - GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR1_increment CSRRegister19_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister19_write + GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR1_increment CSRRegister20_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister20_write - CSRRegister12_read --> InternalInterruptController_InternalInterruptController - CSRRegister12_read --> InternalInterruptController_InternalInterruptController1 - CSRRegister11_read --> InternalInterruptController_InternalInterruptController + CSRRegister21_read --> GenericCSRRegisters_GenericCSRRegisters + GenericCSRRegisters_GenericCSRRegisters --> CSRRegister21_write CSRRegister11_read --> InternalInterruptController_InternalInterruptController1 - CSRRegister11_read --> WakeupSelect3_WakeupSelect - CSRRegister11_read --> CSRUnit_CSRUnit - CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit - CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit - CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit - CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit - CSRRegister21_read --> InternalInterruptController_InternalInterruptController - CSRRegister22_read --> InternalInterruptController_InternalInterruptController - CSRRegister22_read_comb --> InternalInterruptController_InternalInterruptController2 - InternalInterruptController_InternalInterruptController2 --> CSRRegister22_write - InternalInterruptController_InternalInterruptController1 --> CSRRegister12_write - InternalInterruptController_InternalInterruptController1 --> CSRRegister13_write - InternalInterruptController_InternalInterruptController1 --> CSRRegister14_write - InternalInterruptController_InternalInterruptController1 --> CSRRegister11_write - CSRRegister13_read --> InternalInterruptController_InternalInterruptController1 - CSRRegister14_read --> InternalInterruptController_InternalInterruptController1 - InternalInterruptController_InternalInterruptController1 --> CSRRegister15_write + CSRRegister11_read --> InternalInterruptController_InternalInterruptController + CSRRegister10_read --> InternalInterruptController_InternalInterruptController1 + CSRRegister10_read --> InternalInterruptController_InternalInterruptController + CSRRegister10_read --> WakeupSelect3_WakeupSelect + CSRRegister10_read --> CSRUnit_CSRUnit + CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 + CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 + CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 + CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit + CSRRegister22_read --> InternalInterruptController_InternalInterruptController1 + CSRRegister23_read --> InternalInterruptController_InternalInterruptController1 + CSRRegister23_read_comb --> InternalInterruptController_InternalInterruptController2 + InternalInterruptController_InternalInterruptController2 --> CSRRegister23_write + InternalInterruptController_InternalInterruptController --> CSRRegister11_write + InternalInterruptController_InternalInterruptController --> CSRRegister12_write + InternalInterruptController_InternalInterruptController --> CSRRegister13_write + InternalInterruptController_InternalInterruptController --> CSRRegister10_write + CSRRegister12_read --> InternalInterruptController_InternalInterruptController + CSRRegister13_read --> InternalInterruptController_InternalInterruptController + InternalInterruptController_InternalInterruptController --> CSRRegister14_write MethodProduct1_method --> RegAllocation_RegAllocation Pipe1_read --> RegAllocation_RegAllocation RegAllocation_RegAllocation <--> CoreInstructionCounter_increment BasicFifo5_read --> RegAllocation_RegAllocation RegAllocation_RegAllocation --> FIFO12_write - FIFO13_read --> RSSelection_RSSelection - FIFO13_read --> RSSelection_RSSelection3 FIFO13_read --> RSSelection_RSSelection1 + FIFO13_read --> RSSelection_RSSelection3 FIFO13_read --> RSSelection_RSSelection2 - RSFuncBlock_select --> RSSelection_RSSelection - RS_select --> RSSelection_RSSelection - RSSelection_RSSelection --> FIFO14_write - RSSelection_RSSelection3 --> FIFO14_write + FIFO13_read --> RSSelection_RSSelection + RSFuncBlock_select --> RSSelection_RSSelection1 + RS_select --> RSSelection_RSSelection1 RSSelection_RSSelection1 --> FIFO14_write + RSSelection_RSSelection3 --> FIFO14_write RSSelection_RSSelection2 --> FIFO14_write + RSSelection_RSSelection --> FIFO14_write RSFuncBlock1_select --> RSSelection_RSSelection3 RS1_select --> RSSelection_RSSelection3 - RSFuncBlock2_select --> RSSelection_RSSelection1 - FifoRS_select --> RSSelection_RSSelection1 - RSSelection_RSSelection2 <--> CSRUnit_select + RSFuncBlock2_select --> RSSelection_RSSelection2 + FifoRS_select --> RSSelection_RSSelection2 + RSSelection_RSSelection <--> CSRUnit_select FIFO14_read --> RSInsertion_RSInsertion RegisterFile_read1 --> RSInsertion_RSInsertion RegisterFile_read2 --> RSInsertion_RSInsertion Retirement_core_state --> RSInsertion_RSInsertion - Retirement_core_state --> LSUDummy_LSUDummy + Retirement_core_state --> LSUDummy_LSUDummy3 RSInsertion_RSInsertion --> RSFuncBlock_insert RSInsertion_RSInsertion --> RS_insert RSInsertion_RSInsertion --> TaggedLatencyMeasurer1__start @@ -1149,7 +1168,7 @@ ResultAnnouncement_ResultAnnouncement --> FifoRS_update ResultAnnouncement_ResultAnnouncement --> CSRUnit_update RS_perf --> HwExpHistogram6__add - RS_RS2 --> WakeupSelect_WakeupSelect + RS_RS4 --> WakeupSelect_WakeupSelect RS_take --> WakeupSelect_WakeupSelect RS_take --> WakeupSelect1_WakeupSelect RS_take --> WakeupSelect2_WakeupSelect @@ -1181,17 +1200,17 @@ WakeupSelect2_WakeupSelect <--> CoreFrontend_target_pred_req WakeupSelect2_WakeupSelect --> BasicFifo7_write WakeupSelect2_WakeupSelect --> TaggedCounter5__incr - RS_RS3 --> WakeupSelect3_WakeupSelect + RS_RS2 --> WakeupSelect3_WakeupSelect WakeupSelect3_WakeupSelect --> ExceptionFuncUnit_issue WakeupSelect3_WakeupSelect --> BasicFifo6_write ConnectTrans8_ConnectTrans --> BasicFifo6_write ConnectTrans10_ConnectTrans --> BasicFifo6_write ConnectTrans5_ConnectTrans --> BasicFifo6_write - TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --> BasicFifo6_write + TransactionManager_accept_cond0_accept_cond1_ConnectTrans --> BasicFifo6_write + TransactionManager_accept_cond0_accept_cond0_ConnectTrans --> BasicFifo6_write TransactionManager_accept_cond1_ConnectTrans --> BasicFifo6_write - TransactionManager_accept_cond1_accept_cond0_ConnectTrans --> BasicFifo6_write WakeupSelect3_WakeupSelect --> FIFO5_write - RS_RS4 --> WakeupSelect4_WakeupSelect + RS_RS3 --> WakeupSelect4_WakeupSelect WakeupSelect4_WakeupSelect --> PrivilegedFuncUnit_issue ConnectTrans6_ConnectTrans --> Forwarder5_write ConnectTrans7_ConnectTrans --> Forwarder5_write @@ -1211,14 +1230,14 @@ ExceptionFuncUnit_accept --> ConnectTrans9_ConnectTrans FIFO5_read --> ConnectTrans9_ConnectTrans PrivilegedFuncUnit_accept --> ConnectTrans10_ConnectTrans - CSRRegister8_read --> ConnectTrans10_ConnectTrans + CSRRegister7_read --> ConnectTrans10_ConnectTrans ConnectTrans10_ConnectTrans --> BasicFifo8_write RS1_perf --> HwExpHistogram8__add SequentialUnsignedMul_accept --> MulUnit_MulUnit FIFO7_read --> MulUnit_MulUnit MulUnit_MulUnit --> FIFO6_write RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul <--> DSPMulUnit_compute - RS1_RS --> WakeupSelect5_WakeupSelect + RS1_RS1 --> WakeupSelect5_WakeupSelect RS1_take --> WakeupSelect5_WakeupSelect RS1_take --> WakeupSelect6_WakeupSelect WakeupSelect5_WakeupSelect --> TaggedLatencyMeasurer2__stop @@ -1233,7 +1252,7 @@ LongDivider_accept --> DivUnit_DivUnit FIFO8_read --> DivUnit_DivUnit DivUnit_DivUnit --> BasicFifo9_write - RS1_RS1 --> WakeupSelect6_WakeupSelect + RS1_RS --> WakeupSelect6_WakeupSelect WakeupSelect6_WakeupSelect --> DivUnit_issue WakeupSelect6_WakeupSelect --> FIFO8_write WakeupSelect6_WakeupSelect --> LongDivider_issue @@ -1245,35 +1264,35 @@ BasicFifo9_read --> ConnectTrans12_ConnectTrans FifoRS_perf --> HwExpHistogram10__add Forwarder7_read --> LSUDummy_LSUDummy1 - Forwarder7_read --> TransactionManager_LSUDummy_issue_cond2 - Forwarder7_read --> TransactionManager_LSUDummy_issue_cond0 - Forwarder7_read --> TransactionManager_LSUDummy_issue_cond1 + Forwarder7_read --> TransactionManager_issue_cond1_LSUDummy + Forwarder7_read --> TransactionManager_issue_cond0_LSUDummy + Forwarder7_read --> TransactionManager_issue_cond2_LSUDummy LSUDummy_LSUDummy1 --> FIFO9_write WakeupSelect7_WakeupSelect --> FIFO9_write - TransactionManager_LSUDummy_issue_cond2 --> FIFO9_write - TransactionManager_LSUDummy_issue_cond0 --> FIFO9_write - TransactionManager_LSUDummy_issue_cond1 --> FIFO9_write + TransactionManager_issue_cond1_LSUDummy --> FIFO9_write + TransactionManager_issue_cond0_LSUDummy --> FIFO9_write + TransactionManager_issue_cond2_LSUDummy --> FIFO9_write LSUDummy_LSUDummy1 --> FIFO11_write WakeupSelect7_WakeupSelect --> FIFO11_write - TransactionManager_LSUDummy_issue_cond2 --> FIFO11_write - TransactionManager_LSUDummy_issue_cond0 --> FIFO11_write - TransactionManager_LSUDummy_issue_cond1 --> FIFO11_write + TransactionManager_issue_cond1_LSUDummy --> FIFO11_write + TransactionManager_issue_cond0_LSUDummy --> FIFO11_write + TransactionManager_issue_cond2_LSUDummy --> FIFO11_write LSUDummy_LSUDummy2 --> Retirement_precommit CSRUnit_CSRUnit --> Retirement_precommit - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --> Retirement_precommit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --> Retirement_precommit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --> Retirement_precommit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --> Retirement_precommit TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --> Retirement_precommit - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --> Retirement_precommit - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --> Retirement_precommit ReorderBuffer_peek --> LSUDummy_LSUDummy2 ReorderBuffer_peek --> CSRUnit_CSRUnit - ReorderBuffer_peek --> Retirement_Retirement - ReorderBuffer_peek --> Retirement_Retirement1 - ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit - ReorderBuffer_peek --> TransactionManager_Retirement_cond1_Retirement + ReorderBuffer_peek --> Retirement_Retirement2 + ReorderBuffer_peek --> Retirement_Retirement3 + ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 + ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 + ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit - ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit - ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit - ReorderBuffer_peek --> TransactionManager_Retirement_cond0_Retirement + ReorderBuffer_peek --> TransactionManager_Retirement_cond1_Retirement + ReorderBuffer_peek --> TransactionManager_Retirement_Retirement_cond0 FifoRS_FifoRS --> WakeupSelect7_WakeupSelect FifoRS_take --> WakeupSelect7_WakeupSelect WakeupSelect7_WakeupSelect --> TaggedLatencyMeasurer3__stop @@ -1297,6 +1316,8 @@ MethodMap11_method --> CSRUnit_CSRUnit CSRRegister5__internal_fu_read --> CSRUnit_CSRUnit AliasedCSR__fu_read --> CSRUnit_CSRUnit + MethodMap23_method --> CSRUnit_CSRUnit + CSRRegister11__internal_fu_read --> CSRUnit_CSRUnit MethodMap25_method --> CSRUnit_CSRUnit CSRRegister12__internal_fu_read --> CSRUnit_CSRUnit MethodMap27_method --> CSRUnit_CSRUnit @@ -1305,9 +1326,10 @@ CSRRegister14__internal_fu_read --> CSRUnit_CSRUnit MethodMap31_method --> CSRUnit_CSRUnit CSRRegister15__internal_fu_read --> CSRUnit_CSRUnit - MethodMap33_method --> CSRUnit_CSRUnit - CSRRegister16__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> AliasedCSR__fu_write + CSRUnit_CSRUnit --> MethodFilter11_method + CSRUnit_CSRUnit --> MethodMap22_method + CSRUnit_CSRUnit --> CSRRegister11__internal_fu_write CSRUnit_CSRUnit --> MethodFilter12_method CSRUnit_CSRUnit --> MethodMap24_method CSRUnit_CSRUnit --> CSRRegister12__internal_fu_write @@ -1320,9 +1342,6 @@ CSRUnit_CSRUnit --> MethodFilter15_method CSRUnit_CSRUnit --> MethodMap30_method CSRUnit_CSRUnit --> CSRRegister15__internal_fu_write - CSRUnit_CSRUnit --> MethodFilter16_method - CSRUnit_CSRUnit --> MethodMap32_method - CSRUnit_CSRUnit --> CSRRegister16__internal_fu_write AliasedCSR1__fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> AliasedCSR1__fu_write MethodMap13_method --> CSRUnit_CSRUnit @@ -1330,6 +1349,18 @@ CSRUnit_CSRUnit --> MethodFilter6_method CSRUnit_CSRUnit --> MethodMap12_method CSRUnit_CSRUnit --> CSRRegister6__internal_fu_write + AliasedCSR2__fu_read --> CSRUnit_CSRUnit + MethodMap33_method --> CSRUnit_CSRUnit + CSRRegister16__internal_fu_read --> CSRUnit_CSRUnit + MethodMap35_method --> CSRUnit_CSRUnit + CSRRegister17__internal_fu_read --> CSRUnit_CSRUnit + CSRUnit_CSRUnit --> AliasedCSR2__fu_write + CSRUnit_CSRUnit --> MethodFilter16_method + CSRUnit_CSRUnit --> MethodMap32_method + CSRUnit_CSRUnit --> CSRRegister16__internal_fu_write + CSRUnit_CSRUnit --> MethodFilter17_method + CSRUnit_CSRUnit --> MethodMap34_method + CSRUnit_CSRUnit --> CSRRegister17__internal_fu_write MethodMap15_method --> CSRUnit_CSRUnit CSRRegister7__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> MethodFilter7_method @@ -1345,13 +1376,6 @@ CSRUnit_CSRUnit --> MethodFilter9_method CSRUnit_CSRUnit --> MethodMap18_method CSRUnit_CSRUnit --> CSRRegister9__internal_fu_write - MethodMap21_method --> CSRUnit_CSRUnit - CSRRegister10__internal_fu_read --> CSRUnit_CSRUnit - CSRUnit_CSRUnit --> MethodFilter10_method - CSRUnit_CSRUnit --> MethodMap20_method - CSRUnit_CSRUnit --> CSRRegister10__internal_fu_write - MethodMap35_method --> CSRUnit_CSRUnit - CSRRegister17__internal_fu_read --> CSRUnit_CSRUnit MethodMap37_method --> CSRUnit_CSRUnit CSRRegister18__internal_fu_read --> CSRUnit_CSRUnit MethodMap39_method --> CSRUnit_CSRUnit @@ -1360,9 +1384,6 @@ CSRRegister20__internal_fu_read --> CSRUnit_CSRUnit MethodMap43_method --> CSRUnit_CSRUnit CSRRegister21__internal_fu_read --> CSRUnit_CSRUnit - CSRUnit_CSRUnit --> MethodFilter21_method - CSRUnit_CSRUnit --> MethodMap42_method - CSRUnit_CSRUnit --> CSRRegister21__internal_fu_write MethodMap45_method --> CSRUnit_CSRUnit CSRRegister22__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> MethodFilter22_method @@ -1370,8 +1391,13 @@ CSRUnit_CSRUnit --> CSRRegister22__internal_fu_write MethodMap47_method --> CSRUnit_CSRUnit CSRRegister23__internal_fu_read --> CSRUnit_CSRUnit + CSRUnit_CSRUnit --> MethodFilter23_method + CSRUnit_CSRUnit --> MethodMap46_method + CSRUnit_CSRUnit --> CSRRegister23__internal_fu_write MethodMap49_method --> CSRUnit_CSRUnit CSRRegister24__internal_fu_read --> CSRUnit_CSRUnit + MethodMap51_method --> CSRUnit_CSRUnit + CSRRegister25__internal_fu_read --> CSRUnit_CSRUnit ConnectTrans2_ConnectTrans --> Forwarder4_write ConnectTrans3_ConnectTrans --> Forwarder4_write ConnectTrans4_ConnectTrans --> Forwarder4_write @@ -1386,129 +1412,107 @@ Collector3_method --> ConnectTrans4_ConnectTrans Forwarder8_read --> ConnectTrans4_ConnectTrans CSRUnit_get_result --> ConnectTrans5_ConnectTrans - ExceptionInformationRegister_get --> Retirement_Retirement + ExceptionInformationRegister_get --> Retirement_Retirement2 ExceptionInformationRegister_get --> TransactionManager_Retirement_cond1_Retirement - ExceptionInformationRegister_get --> TransactionManager_Retirement_cond0_Retirement - Retirement_Retirement1 <--> ReorderBuffer_retire + ExceptionInformationRegister_get --> TransactionManager_Retirement_Retirement_cond0 + Retirement_Retirement3 <--> ReorderBuffer_retire TransactionManager_Retirement_cond1_Retirement <--> ReorderBuffer_retire - TransactionManager_Retirement_cond0_Retirement <--> ReorderBuffer_retire - Retirement_Retirement1 <--> FIFOLatencyMeasurer1__stop + TransactionManager_Retirement_Retirement_cond0 <--> ReorderBuffer_retire + Retirement_Retirement3 <--> FIFOLatencyMeasurer1__stop TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer1__stop - TransactionManager_Retirement_cond0_Retirement <--> FIFOLatencyMeasurer1__stop - FIFO1_read --> Retirement_Retirement1 + TransactionManager_Retirement_Retirement_cond0 <--> FIFOLatencyMeasurer1__stop + FIFO1_read --> Retirement_Retirement3 FIFO1_read --> TransactionManager_Retirement_cond1_Retirement - FIFO1_read --> TransactionManager_Retirement_cond0_Retirement - Retirement_Retirement1 --> HwExpHistogram3__add + FIFO1_read --> TransactionManager_Retirement_Retirement_cond0 + Retirement_Retirement3 --> HwExpHistogram3__add TransactionManager_Retirement_cond1_Retirement --> HwExpHistogram3__add - TransactionManager_Retirement_cond0_Retirement --> HwExpHistogram3__add - CoreInstructionCounter_decrement --> Retirement_Retirement1 + TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram3__add + CoreInstructionCounter_decrement --> Retirement_Retirement3 CoreInstructionCounter_decrement --> TransactionManager_Retirement_cond1_Retirement - CoreInstructionCounter_decrement --> TransactionManager_Retirement_cond0_Retirement - RRAT_peek --> Retirement_Retirement1 + CoreInstructionCounter_decrement --> TransactionManager_Retirement_Retirement_cond0 + RRAT_peek --> Retirement_Retirement3 RRAT_peek --> TransactionManager_Retirement_cond1_Retirement - Retirement_Retirement1 --> RegisterFile_free + Retirement_Retirement3 --> RegisterFile_free TransactionManager_Retirement_cond1_Retirement --> RegisterFile_free - TransactionManager_Retirement_cond0_Retirement --> RegisterFile_free - Retirement_Retirement1 --> TaggedLatencyMeasurer__stop + TransactionManager_Retirement_Retirement_cond0 --> RegisterFile_free + Retirement_Retirement3 --> TaggedLatencyMeasurer__stop TransactionManager_Retirement_cond1_Retirement --> TaggedLatencyMeasurer__stop - TransactionManager_Retirement_cond0_Retirement --> TaggedLatencyMeasurer__stop - AsyncMemoryBank_read0 --> Retirement_Retirement1 + TransactionManager_Retirement_Retirement_cond0 --> TaggedLatencyMeasurer__stop + AsyncMemoryBank_read0 --> Retirement_Retirement3 AsyncMemoryBank_read0 --> TransactionManager_Retirement_cond1_Retirement - AsyncMemoryBank_read0 --> TransactionManager_Retirement_cond0_Retirement - Retirement_Retirement1 --> HwExpHistogram1__add + AsyncMemoryBank_read0 --> TransactionManager_Retirement_Retirement_cond0 + Retirement_Retirement3 --> HwExpHistogram1__add TransactionManager_Retirement_cond1_Retirement --> HwExpHistogram1__add - TransactionManager_Retirement_cond0_Retirement --> HwExpHistogram1__add - Retirement_Retirement1 --> FRAT_rename + TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram1__add + Retirement_Retirement3 --> FRAT_rename + TransactionManager_ROBAllocation_Renaming --> FRAT_rename TransactionManager_Retirement_cond1_Retirement --> FRAT_rename - TransactionManager_Renaming_ROBAllocation --> FRAT_rename - Retirement_Retirement3 <--> FIFOLatencyMeasurer2__stop - FIFO15_read --> Retirement_Retirement3 - Retirement_Retirement3 --> HwExpHistogram11__add - CSRRegister7_read --> Retirement_Retirement3 - Retirement_Retirement3 --> FetchUnit_resume_from_exception - Retirement_Retirement3 <--> ExceptionInformationRegister_clear - TransactionManager_LSUDummy_issue_cond2 <--> LSUDummy_LSUDummy3 - TransactionManager_LSUDummy_issue_cond0 <--> LSUDummy_LSUDummy3 - TransactionManager_LSUDummy_issue_cond1 <--> LSUDummy_LSUDummy3 - TransactionManager_LSUDummy_issue_cond2 --> LSURequester_issue - TransactionManager_LSUDummy_issue_cond0 --> LSURequester_issue - TransactionManager_LSUDummy_issue_cond1 --> LSURequester_issue - TransactionManager_LSUDummy_issue_cond2 --> BasicFifo10_write - TransactionManager_LSUDummy_issue_cond0 --> BasicFifo10_write - TransactionManager_LSUDummy_issue_cond1 --> BasicFifo10_write - TransactionManager_LSUDummy_issue_cond2 --> FIFO10_write - TransactionManager_LSUDummy_issue_cond0 --> FIFO10_write - TransactionManager_LSUDummy_issue_cond1 --> FIFO10_write - TransactionManager_LSUDummy_issue_cond2 <--> LSURequester_issue_cond2 - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> ICache_flush - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit + Retirement_Retirement1 <--> FIFOLatencyMeasurer2__stop + FIFO15_read --> Retirement_Retirement1 + Retirement_Retirement1 --> HwExpHistogram11__add + CSRRegister16_read --> Retirement_Retirement1 + CSRRegister17_read --> Retirement_Retirement1 + CSRRegister6_read --> Retirement_Retirement1 + Retirement_Retirement1 --> FetchUnit_resume_from_exception + Retirement_Retirement1 <--> ExceptionInformationRegister_clear + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 <--> PrivilegedFuncUnit_PrivilegedFuncUnit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> PrivilegedFuncUnit_PrivilegedFuncUnit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> PrivilegedFuncUnit_PrivilegedFuncUnit TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --> TaggedCounter6__incr + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --> TaggedCounter6__incr + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --> TaggedCounter6__incr + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --> TaggedCounter6__incr TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --> TaggedCounter6__incr - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --> TaggedCounter6__incr - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --> TaggedCounter6__incr - CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit - CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit - CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit - CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit - TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> LSUDummy_accept_cond0 - TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> LSUDummy_accept_cond0 - LSURequester_accept --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - LSURequester_accept --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - BasicFifo10_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - BasicFifo10_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - FIFO10_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - FIFO10_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> ConnectTrans13_ConnectTrans + CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 + CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 + CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 + CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 + TransactionManager_issue_cond1_LSUDummy <--> LSURequester_issue_cond1 + TransactionManager_issue_cond1_LSUDummy --> WishboneMasterAdapter1_request_read + TransactionManager_issue_cond1_LSUDummy --> Serializer1_serialize_in0 + TransactionManager_issue_cond1_LSUDummy --> BasicFifo1_write + TransactionManager_issue_cond0_LSUDummy --> BasicFifo1_write + TransactionManager_issue_cond1_LSUDummy --> WishboneMaster1_request + TransactionManager_issue_cond0_LSUDummy --> WishboneMaster1_request + TransactionManager_issue_cond1_LSUDummy <--> LSUDummy_LSUDummy + TransactionManager_issue_cond0_LSUDummy <--> LSUDummy_LSUDummy + TransactionManager_issue_cond2_LSUDummy <--> LSUDummy_LSUDummy + TransactionManager_issue_cond1_LSUDummy --> LSURequester_issue + TransactionManager_issue_cond0_LSUDummy --> LSURequester_issue + TransactionManager_issue_cond2_LSUDummy --> LSURequester_issue + TransactionManager_issue_cond1_LSUDummy --> BasicFifo10_write + TransactionManager_issue_cond0_LSUDummy --> BasicFifo10_write + TransactionManager_issue_cond2_LSUDummy --> BasicFifo10_write + TransactionManager_issue_cond1_LSUDummy --> FIFO10_write + TransactionManager_issue_cond0_LSUDummy --> FIFO10_write + TransactionManager_issue_cond2_LSUDummy --> FIFO10_write + TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> LSUDummy_accept_cond0 + TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> LSUDummy_accept_cond0 + LSURequester_accept --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + LSURequester_accept --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + BasicFifo10_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + BasicFifo10_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + FIFO10_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + FIFO10_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> LSURequester_accept_cond1 + WishboneMasterAdapter1_get_read_response --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + Serializer1_serialize_out0 --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + BasicFifo1_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + BasicFifo1_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + WishboneMaster1_result --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + WishboneMaster1_result --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + Forwarder1_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + Forwarder1_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> ConnectTrans13_ConnectTrans + TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> ConnectTrans13_ConnectTrans TransactionManager_accept_cond1_ConnectTrans <--> ConnectTrans13_ConnectTrans - TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> ConnectTrans13_ConnectTrans - TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --> Forwarder8_write + TransactionManager_accept_cond0_accept_cond1_ConnectTrans --> Forwarder8_write + TransactionManager_accept_cond0_accept_cond0_ConnectTrans --> Forwarder8_write TransactionManager_accept_cond1_ConnectTrans --> Forwarder8_write - TransactionManager_accept_cond1_accept_cond0_ConnectTrans --> Forwarder8_write - LSUDummy_accept --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 + LSUDummy_accept --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans + LSUDummy_accept --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans LSUDummy_accept --> TransactionManager_accept_cond1_ConnectTrans - LSUDummy_accept --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> LSURequester_accept_cond0 - WishboneMasterAdapter1_get_write_response --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - Serializer1_serialize_out1 --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - BasicFifo1_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - BasicFifo1_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - WishboneMaster1_result --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - WishboneMaster1_result --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - Forwarder1_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 - Forwarder1_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement_cond1 - TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement2 - TransactionManager_Retirement_cond0_Retirement <--> Retirement_Retirement2 - TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer2__start - TransactionManager_Retirement_cond0_Retirement <--> FIFOLatencyMeasurer2__start - TransactionManager_Retirement_cond1_Retirement --> FIFO15_write - TransactionManager_Retirement_cond0_Retirement --> FIFO15_write - InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond1_Retirement - InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond0_Retirement - TransactionManager_Retirement_cond1_Retirement --> CSRRegister6_write - TransactionManager_Retirement_cond0_Retirement --> CSRRegister6_write - TransactionManager_Retirement_cond1_Retirement --> CSRRegister8_write - TransactionManager_Retirement_cond0_Retirement --> CSRRegister8_write - TransactionManager_Retirement_cond1_Retirement --> CSRRegister9_write - TransactionManager_Retirement_cond0_Retirement --> CSRRegister9_write - TransactionManager_Retirement_cond1_Retirement <--> InternalInterruptController_entry - TransactionManager_Retirement_cond0_Retirement <--> InternalInterruptController_entry - TransactionManager_Renaming_ROBAllocation <--> Renaming_Renaming - FIFO12_read --> TransactionManager_Renaming_ROBAllocation - TransactionManager_Renaming_ROBAllocation --> Connect_write - TransactionManager_Renaming_ROBAllocation <--> ROBAllocation_ROBAllocation - Connect_read --> TransactionManager_Renaming_ROBAllocation - TransactionManager_Renaming_ROBAllocation --> ReorderBuffer_put - TransactionManager_Renaming_ROBAllocation <--> FIFOLatencyMeasurer1__start - TransactionManager_Renaming_ROBAllocation --> FIFO1_write - TransactionManager_Renaming_ROBAllocation --> FIFO13_write - TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> InternalInterruptController_mret TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> FetchUnit_Fetch_Stage2 TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2 TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> Semaphore_release @@ -1529,29 +1533,53 @@ TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> HwCounter5__incr TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --> TaggedCounter__incr TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --> Serializer_write + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> ICache_flush + TransactionManager_ROBAllocation_Renaming <--> ROBAllocation_ROBAllocation + Connect_read --> TransactionManager_ROBAllocation_Renaming + TransactionManager_ROBAllocation_Renaming --> ReorderBuffer_put + TransactionManager_ROBAllocation_Renaming <--> FIFOLatencyMeasurer1__start + TransactionManager_ROBAllocation_Renaming --> FIFO1_write + TransactionManager_ROBAllocation_Renaming --> FIFO13_write + TransactionManager_ROBAllocation_Renaming <--> Renaming_Renaming + FIFO12_read --> TransactionManager_ROBAllocation_Renaming + TransactionManager_ROBAllocation_Renaming --> Connect_write + TransactionManager_issue_cond0_LSUDummy <--> LSURequester_issue_cond0 + TransactionManager_issue_cond0_LSUDummy --> WishboneMasterAdapter1_request_write + TransactionManager_issue_cond0_LSUDummy --> Serializer1_serialize_in1 + TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> LSURequester_accept_cond0 + WishboneMasterAdapter1_get_write_response --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + Serializer1_serialize_out1 --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> InternalInterruptController_mret + TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2_cond1 + TransactionManager_issue_cond2_LSUDummy <--> LSURequester_issue_cond2 + TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 + TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement_cond1 + TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement + TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement + TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer2__start + TransactionManager_Retirement_Retirement_cond0 <--> FIFOLatencyMeasurer2__start + TransactionManager_Retirement_cond1_Retirement --> FIFO15_write + TransactionManager_Retirement_Retirement_cond0 --> FIFO15_write + InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond1_Retirement + InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_Retirement_cond0 + TransactionManager_Retirement_cond1_Retirement --> CSRRegister6_write + TransactionManager_Retirement_Retirement_cond0 --> CSRRegister6_write + TransactionManager_Retirement_cond1_Retirement --> CSRRegister7_write + TransactionManager_Retirement_Retirement_cond0 --> CSRRegister7_write + TransactionManager_Retirement_cond1_Retirement --> CSRRegister8_write + TransactionManager_Retirement_Retirement_cond0 --> CSRRegister8_write + TransactionManager_Retirement_cond1_Retirement <--> InternalInterruptController_entry + TransactionManager_Retirement_Retirement_cond0 <--> InternalInterruptController_entry TransactionManager_accept_cond1_ConnectTrans <--> LSUDummy_accept_cond1 FIFO9_read --> TransactionManager_accept_cond1_ConnectTrans FIFO11_read --> TransactionManager_accept_cond1_ConnectTrans - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 - TransactionManager_Retirement_cond0_Retirement <--> Retirement_Retirement_cond0 - TransactionManager_Retirement_cond0_Retirement --> RRAT_commit - TransactionManager_Retirement_cond0_Retirement <--> DoubleCounterCSR2_increment - CSRRegister23_read --> TransactionManager_Retirement_cond0_Retirement - TransactionManager_Retirement_cond0_Retirement --> CSRRegister23_write - CSRRegister24_read --> TransactionManager_Retirement_cond0_Retirement - TransactionManager_Retirement_cond0_Retirement --> CSRRegister24_write - TransactionManager_Retirement_cond0_Retirement <--> HwCounter9__incr - TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2_cond1 - TransactionManager_LSUDummy_issue_cond0 <--> LSURequester_issue_cond0 - TransactionManager_LSUDummy_issue_cond0 --> WishboneMasterAdapter1_request_write - TransactionManager_LSUDummy_issue_cond0 --> Serializer1_serialize_in1 - TransactionManager_LSUDummy_issue_cond0 --> BasicFifo1_write - TransactionManager_LSUDummy_issue_cond1 --> BasicFifo1_write - TransactionManager_LSUDummy_issue_cond0 --> WishboneMaster1_request - TransactionManager_LSUDummy_issue_cond1 --> WishboneMaster1_request - TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> LSURequester_accept_cond1 - WishboneMasterAdapter1_get_read_response --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - Serializer1_serialize_out0 --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans - TransactionManager_LSUDummy_issue_cond1 <--> LSURequester_issue_cond1 - TransactionManager_LSUDummy_issue_cond1 --> WishboneMasterAdapter1_request_read - TransactionManager_LSUDummy_issue_cond1 --> Serializer1_serialize_in0 + TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement_cond0 + TransactionManager_Retirement_Retirement_cond0 --> RRAT_commit + TransactionManager_Retirement_Retirement_cond0 <--> DoubleCounterCSR2_increment + CSRRegister24_read --> TransactionManager_Retirement_Retirement_cond0 + TransactionManager_Retirement_Retirement_cond0 --> CSRRegister24_write + CSRRegister25_read --> TransactionManager_Retirement_Retirement_cond0 + TransactionManager_Retirement_Retirement_cond0 --> CSRRegister25_write + TransactionManager_Retirement_Retirement_cond0 <--> HwCounter9__incr diff --git a/api.html b/api.html index 9f9eeb998..bcdb2e1db 100644 --- a/api.html +++ b/api.html @@ -192,7 +192,7 @@

coreblocks

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/assumptions.html b/assumptions.html index 131269d44..71d339384 100644 --- a/assumptions.html +++ b/assumptions.html @@ -103,7 +103,7 @@

List of assumptions made during development

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/auto_graph.html b/auto_graph.html index 4a7315f3c..c768bfb36 100644 --- a/auto_graph.html +++ b/auto_graph.html @@ -84,29 +84,29 @@ subgraph Core["core Core"] Core_InitFreeRFFifo["InitFreeRFFifo"] subgraph WishboneMaster["wb_master_instr WishboneMaster"] - WishboneMaster_request["request"] WishboneMaster_WishboneMaster["WishboneMaster"] WishboneMaster_result["result"] + WishboneMaster_request["request"] subgraph Forwarder["result Forwarder"] Forwarder_read["read"] Forwarder_write["write"] end end subgraph WishboneMaster1["wb_master_data WishboneMaster"] - WishboneMaster1_WishboneMaster["WishboneMaster"] WishboneMaster1_result["result"] WishboneMaster1_request["request"] + WishboneMaster1_WishboneMaster["WishboneMaster"] subgraph Forwarder1["result Forwarder"] - Forwarder1_write["write"] Forwarder1_read["read"] + Forwarder1_write["write"] end end subgraph WishboneMasterAdapter["bus_master_instr_adapter WishboneMasterAdapter"] WishboneMasterAdapter_get_read_response["get_read_response"] WishboneMasterAdapter_request_read["request_read"] subgraph Serializer["bus_serializer Serializer"] - Serializer_serialize_out0["serialize_out0"] Serializer_serialize_in0["serialize_in0"] + Serializer_serialize_out0["serialize_out0"] subgraph BasicFifo["pending_requests BasicFifo"] BasicFifo_read["read"] BasicFifo_write["write"] @@ -114,15 +114,15 @@ end end subgraph WishboneMasterAdapter1["bus_master_data_adapter WishboneMasterAdapter"] - WishboneMasterAdapter1_get_read_response["get_read_response"] WishboneMasterAdapter1_get_write_response["get_write_response"] - WishboneMasterAdapter1_request_write["request_write"] WishboneMasterAdapter1_request_read["request_read"] + WishboneMasterAdapter1_get_read_response["get_read_response"] + WishboneMasterAdapter1_request_write["request_write"] subgraph Serializer1["bus_serializer Serializer"] - Serializer1_serialize_out0["serialize_out0"] - Serializer1_serialize_in1["serialize_in1"] Serializer1_serialize_out1["serialize_out1"] + Serializer1_serialize_out0["serialize_out0"] Serializer1_serialize_in0["serialize_in0"] + Serializer1_serialize_in1["serialize_in1"] subgraph BasicFifo1["pending_requests BasicFifo"] BasicFifo1_write["write"] BasicFifo1_read["read"] @@ -130,14 +130,14 @@ end end subgraph CoreFrontend["frontend CoreFrontend"] - CoreFrontend_target_pred_resp["target_pred_resp"] CoreFrontend_DiscardBranchVerify["DiscardBranchVerify"] CoreFrontend_target_pred_req["target_pred_req"] + CoreFrontend_target_pred_resp["target_pred_resp"] CoreFrontend_stall["stall"] subgraph BasicFifo2["instr_buffer BasicFifo"] + BasicFifo2_clear["clear"] BasicFifo2_read["read"] BasicFifo2_write["write"] - BasicFifo2_clear["clear"] end subgraph SimpleCommonBusCacheRefiller["icache_refiller SimpleCommonBusCacheRefiller"] SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller["SimpleCommonBusCacheRefiller"] @@ -145,17 +145,17 @@ SimpleCommonBusCacheRefiller_accept_refill["accept_refill"] SimpleCommonBusCacheRefiller_start_refill["start_refill"] subgraph Forwarder2["resp_fwd Forwarder"] - Forwarder2_write["write"] Forwarder2_read["read"] + Forwarder2_write["write"] end end subgraph ICache["icache ICache"] - ICache_ICache["ICache"] - ICache_issue_req["issue_req"] - ICache_accept_res["accept_res"] ICache_MemRead["MemRead"] - ICache_ICache1["ICache"] + ICache_issue_req["issue_req"] ICache_flush["flush"] + ICache_ICache["ICache"] + ICache_ICache1["ICache"] + ICache_accept_res["accept_res"] subgraph HwCounter["perf_loads HwCounter"] HwCounter__incr["_incr"] end @@ -172,8 +172,8 @@ HwCounter4__incr["_incr"] end subgraph FIFOLatencyMeasurer["req_latency FIFOLatencyMeasurer"] - FIFOLatencyMeasurer__start["_start"] FIFOLatencyMeasurer__stop["_stop"] + FIFOLatencyMeasurer__start["_start"] subgraph HwExpHistogram["histogram HwExpHistogram"] HwExpHistogram__add["_add"] end @@ -184,29 +184,29 @@ end subgraph ArgumentsToResultsZipper["req_zipper ArgumentsToResultsZipper"] ArgumentsToResultsZipper_write_args["write_args"] - ArgumentsToResultsZipper_read["read"] ArgumentsToResultsZipper_write_results["write_results"] ArgumentsToResultsZipper_peek_arg["peek_arg"] + ArgumentsToResultsZipper_read["read"] subgraph BasicFifo3["fifo BasicFifo"] BasicFifo3_peek["peek"] BasicFifo3_write["write"] BasicFifo3_read["read"] end subgraph Forwarder3["forwarder Forwarder"] - Forwarder3_read["read"] Forwarder3_write["write"] + Forwarder3_read["read"] end end end subgraph FetchUnit["fetch FetchUnit"] FetchUnit_Fetch_Stage0["Fetch_Stage0"] - FetchUnit_Fetch_Stage2["Fetch_Stage2"] + FetchUnit_resume_from_exception["resume_from_exception"] + FetchUnit_Fetch_Stage1["Fetch_Stage1"] FetchUnit_Fetch_Stage2_cond1["Fetch_Stage2_cond1"] - FetchUnit_resume_from_unsafe["resume_from_unsafe"] FetchUnit_stall_exception["stall_exception"] FetchUnit_Fetch_Stage2_cond0["Fetch_Stage2_cond0"] - FetchUnit_resume_from_exception["resume_from_exception"] - FetchUnit_Fetch_Stage1["Fetch_Stage1"] + FetchUnit_resume_from_unsafe["resume_from_unsafe"] + FetchUnit_Fetch_Stage2["Fetch_Stage2"] subgraph TaggedCounter["perf_fetch_utilization TaggedCounter"] TaggedCounter__incr["_incr"] end @@ -214,9 +214,9 @@ HwCounter5__incr["_incr"] end subgraph Serializer["serializer Serializer"] + Serializer_read["read"] Serializer_clean["clean"] Serializer_write["write"] - Serializer_read["read"] end subgraph ConnectTrans["serializer_connector ConnectTrans"] ConnectTrans_ConnectTrans["ConnectTrans"] @@ -230,8 +230,8 @@ Semaphore_acquire["acquire"] end subgraph Pipe["s1_s2_pipe Pipe"] - Pipe_read["read"] Pipe_write["write"] + Pipe_read["read"] end subgraph Predecoder["predecoder_0 Predecoder"] Predecoder_predecode["predecode"] @@ -250,9 +250,9 @@ end end subgraph Pipe1["decode_pipe Pipe"] + Pipe1_clean["clean"] Pipe1_read["read"] Pipe1_write["write"] - Pipe1_clean["clean"] end subgraph DecodeStage["decode DecodeStage"] DecodeStage_DecodeStage["DecodeStage"] @@ -274,19 +274,19 @@ end subgraph RegisterFile["RF RegisterFile"] RegisterFile_perf["perf"] + RegisterFile_read2["read2"] RegisterFile_write["write"] RegisterFile_free["free"] RegisterFile_read1["read1"] - RegisterFile_read2["read2"] subgraph TaggedLatencyMeasurer["perf_rf_valid_time TaggedLatencyMeasurer"] - TaggedLatencyMeasurer__stop["_stop"] TaggedLatencyMeasurer__start["_start"] + TaggedLatencyMeasurer__stop["_stop"] subgraph HwExpHistogram1["histogram HwExpHistogram"] HwExpHistogram1__add["_add"] end subgraph AsyncMemoryBank["slots AsyncMemoryBank"] - AsyncMemoryBank_read0["read0"] AsyncMemoryBank_write0["write0"] + AsyncMemoryBank_read0["read0"] end end subgraph HwExpHistogram2["perf_num_valid HwExpHistogram"] @@ -294,21 +294,21 @@ end end subgraph ReorderBuffer["ROB ReorderBuffer"] - ReorderBuffer_perf["perf"] - ReorderBuffer_peek["peek"] - ReorderBuffer_get_indices["get_indices"] ReorderBuffer_mark_done["mark_done"] - ReorderBuffer_put["put"] + ReorderBuffer_get_indices["get_indices"] ReorderBuffer_retire["retire"] + ReorderBuffer_peek["peek"] + ReorderBuffer_perf["perf"] + ReorderBuffer_put["put"] subgraph FIFOLatencyMeasurer1["perf_rob_wait_time FIFOLatencyMeasurer"] - FIFOLatencyMeasurer1__stop["_stop"] FIFOLatencyMeasurer1__start["_start"] + FIFOLatencyMeasurer1__stop["_stop"] subgraph HwExpHistogram3["histogram HwExpHistogram"] HwExpHistogram3__add["_add"] end subgraph FIFO1["fifo FIFO"] - FIFO1_read["read"] FIFO1_write["write"] + FIFO1_read["read"] end end subgraph HwExpHistogram4["perf_rob_size HwExpHistogram"] @@ -317,8 +317,8 @@ end subgraph ExceptionInformationRegister["exception_information_register ExceptionInformationRegister"] ExceptionInformationRegister_report["report"] - ExceptionInformationRegister_clear["clear"] ExceptionInformationRegister_get["get"] + ExceptionInformationRegister_clear["clear"] subgraph BasicFifo6["fu_report_fifo BasicFifo"] BasicFifo6_read["read"] BasicFifo6_write["write"] @@ -353,24 +353,24 @@ MethodProduct_method["method"] end subgraph RSFuncBlock["rs_block_0 RSFuncBlock"] - RSFuncBlock_select["select"] - RSFuncBlock_update["update"] RSFuncBlock_insert["insert"] + RSFuncBlock_select["select"] RSFuncBlock_get_result["get_result"] + RSFuncBlock_update["update"] subgraph RS["rs RS"] + RS_perf["perf"] RS_RS["RS"] - RS_update["update"] - RS_take["take"] RS_RS1["RS"] RS_RS2["RS"] RS_RS3["RS"] - RS_insert["insert"] - RS_RS4["RS"] - RS_perf["perf"] RS_select["select"] + RS_RS4["RS"] + RS_insert["insert"] + RS_take["take"] + RS_update["update"] subgraph TaggedLatencyMeasurer1["perf_rs_wait_time TaggedLatencyMeasurer"] - TaggedLatencyMeasurer1__stop["_stop"] TaggedLatencyMeasurer1__start["_start"] + TaggedLatencyMeasurer1__stop["_stop"] subgraph HwExpHistogram5["histogram HwExpHistogram"] HwExpHistogram5__add["_add"] end @@ -398,11 +398,11 @@ WakeupSelect_WakeupSelect["WakeupSelect"] end subgraph ShiftFuncUnit["func_unit_1 ShiftFuncUnit"] - ShiftFuncUnit_issue["issue"] ShiftFuncUnit_accept["accept"] + ShiftFuncUnit_issue["issue"] subgraph FIFO3["fifo FIFO"] - FIFO3_read["read"] FIFO3_write["write"] + FIFO3_read["read"] end end subgraph WakeupSelect1["wakeup_select_1 WakeupSelect"] @@ -436,24 +436,24 @@ ExceptionFuncUnit_issue["issue"] ExceptionFuncUnit_accept["accept"] subgraph FIFO5["fifo FIFO"] - FIFO5_write["write"] FIFO5_read["read"] + FIFO5_write["write"] end end subgraph WakeupSelect3["wakeup_select_3 WakeupSelect"] WakeupSelect3_WakeupSelect["WakeupSelect"] end subgraph PrivilegedFuncUnit["func_unit_4 PrivilegedFuncUnit"] - PrivilegedFuncUnit_issue["issue"] - PrivilegedFuncUnit_PrivilegedFuncUnit["PrivilegedFuncUnit"] - PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_cond1"] PrivilegedFuncUnit_PrivilegedFuncUnit_cond3["PrivilegedFuncUnit_cond3"] - PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_cond0"] PrivilegedFuncUnit_PrivilegedFuncUnit_cond2["PrivilegedFuncUnit_cond2"] + PrivilegedFuncUnit_issue["issue"] + PrivilegedFuncUnit_PrivilegedFuncUnit["PrivilegedFuncUnit"] PrivilegedFuncUnit_accept["accept"] + PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_cond0"] + PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_cond1"] subgraph BasicFifo8["fetch_resume_fifo BasicFifo"] - BasicFifo8_read["read"] BasicFifo8_write["write"] + BasicFifo8_read["read"] end subgraph TaggedCounter6["perf_instr TaggedCounter"] TaggedCounter6__incr["_incr"] @@ -465,8 +465,8 @@ subgraph Collector1["collector Collector"] Collector1_method["method"] subgraph Forwarder5["forwarder Forwarder"] - Forwarder5_read["read"] Forwarder5_write["write"] + Forwarder5_read["read"] end subgraph ManyToOneConnectTrans1["connect ManyToOneConnectTrans"] subgraph ConnectTrans6["ManyToOneConnectTrans_input_0 ConnectTrans"] @@ -488,18 +488,18 @@ end end subgraph RSFuncBlock1["rs_block_1 RSFuncBlock"] - RSFuncBlock1_get_result["get_result"] RSFuncBlock1_insert["insert"] + RSFuncBlock1_get_result["get_result"] RSFuncBlock1_select["select"] RSFuncBlock1_update["update"] subgraph RS1["rs RS"] - RS1_update["update"] RS1_RS["RS"] RS1_perf["perf"] - RS1_insert["insert"] + RS1_RS1["RS"] RS1_take["take"] + RS1_insert["insert"] RS1_select["select"] - RS1_RS1["RS"] + RS1_update["update"] subgraph TaggedLatencyMeasurer2["perf_rs_wait_time TaggedLatencyMeasurer"] TaggedLatencyMeasurer2__stop["_stop"] TaggedLatencyMeasurer2__start["_start"] @@ -507,8 +507,8 @@ HwExpHistogram7__add["_add"] end subgraph AsyncMemoryBank2["slots AsyncMemoryBank"] - AsyncMemoryBank2_write0["write0"] AsyncMemoryBank2_read0["read0"] + AsyncMemoryBank2_write0["write0"] end end subgraph HwExpHistogram8["perf_num_full HwExpHistogram"] @@ -516,12 +516,12 @@ end end subgraph MulUnit["func_unit_0 MulUnit"] - MulUnit_issue["issue"] - MulUnit_accept["accept"] MulUnit_MulUnit["MulUnit"] + MulUnit_accept["accept"] + MulUnit_issue["issue"] subgraph FIFO6["result_fifo FIFO"] - FIFO6_read["read"] FIFO6_write["write"] + FIFO6_read["read"] end subgraph FIFO7["params_fifo FIFO"] FIFO7_read["read"] @@ -546,8 +546,8 @@ DivUnit_issue["issue"] DivUnit_accept["accept"] subgraph BasicFifo9["result_fifo BasicFifo"] - BasicFifo9_read["read"] BasicFifo9_write["write"] + BasicFifo9_read["read"] end subgraph FIFO8["params_fifo FIFO"] FIFO8_write["write"] @@ -578,17 +578,17 @@ end end subgraph RSFuncBlock2["rs_block_2 RSFuncBlock"] - RSFuncBlock2_select["select"] RSFuncBlock2_get_result["get_result"] RSFuncBlock2_insert["insert"] + RSFuncBlock2_select["select"] RSFuncBlock2_update["update"] subgraph FifoRS["rs FifoRS"] + FifoRS_perf["perf"] FifoRS_insert["insert"] + FifoRS_take["take"] + FifoRS_update["update"] FifoRS_FifoRS["FifoRS"] FifoRS_select["select"] - FifoRS_update["update"] - FifoRS_take["take"] - FifoRS_perf["perf"] subgraph TaggedLatencyMeasurer3["perf_rs_wait_time TaggedLatencyMeasurer"] TaggedLatencyMeasurer3__start["_start"] TaggedLatencyMeasurer3__stop["_stop"] @@ -596,8 +596,8 @@ HwExpHistogram9__add["_add"] end subgraph AsyncMemoryBank3["slots AsyncMemoryBank"] - AsyncMemoryBank3_write0["write0"] AsyncMemoryBank3_read0["read0"] + AsyncMemoryBank3_write0["write0"] end end subgraph HwExpHistogram10["perf_num_full HwExpHistogram"] @@ -605,21 +605,21 @@ end end subgraph LSUDummy["func_unit_0 LSUDummy"] + LSUDummy_accept["accept"] LSUDummy_LSUDummy["LSUDummy"] LSUDummy_LSUDummy1["LSUDummy"] - LSUDummy_accept["accept"] LSUDummy_issue["issue"] - LSUDummy_accept_cond1["accept_cond1"] - LSUDummy_accept_cond0["accept_cond0"] LSUDummy_LSUDummy2["LSUDummy"] + LSUDummy_accept_cond0["accept_cond0"] + LSUDummy_accept_cond1["accept_cond1"] LSUDummy_LSUDummy3["LSUDummy"] subgraph LSURequester["requester LSURequester"] LSURequester_issue_cond2["issue_cond2"] - LSURequester_issue["issue"] - LSURequester_issue_cond0["issue_cond0"] - LSURequester_accept["accept"] LSURequester_issue_cond1["issue_cond1"] LSURequester_accept_cond0["accept_cond0"] + LSURequester_issue_cond0["issue_cond0"] + LSURequester_accept["accept"] + LSURequester_issue["issue"] LSURequester_accept_cond1["accept_cond1"] subgraph BasicFifo10["args_fifo BasicFifo"] BasicFifo10_read["read"] @@ -631,8 +631,8 @@ Forwarder7_write["write"] end subgraph FIFO9["results_noop FIFO"] - FIFO9_read["read"] FIFO9_write["write"] + FIFO9_read["read"] end subgraph FIFO10["issued FIFO"] FIFO10_write["write"] @@ -649,8 +649,8 @@ subgraph Collector3["collector Collector"] Collector3_method["method"] subgraph Forwarder8["forwarder Forwarder"] - Forwarder8_read["read"] Forwarder8_write["write"] + Forwarder8_read["read"] end subgraph ManyToOneConnectTrans3["connect ManyToOneConnectTrans"] subgraph ConnectTrans13["ManyToOneConnectTrans_input_0 ConnectTrans"] @@ -660,12 +660,12 @@ end end subgraph CSRUnit["rs_block_3 CSRUnit"] - CSRUnit_get_result["get_result"] - CSRUnit_select["select"] - CSRUnit_CSRUnit["CSRUnit"] CSRUnit_update["update"] - CSRUnit_insert["insert"] CSRUnit_fetch_resume["fetch_resume"] + CSRUnit_CSRUnit["CSRUnit"] + CSRUnit_get_result["get_result"] + CSRUnit_insert["insert"] + CSRUnit_select["select"] end end subgraph ResultAnnouncement["announcement ResultAnnouncement"] @@ -699,8 +699,8 @@ end end subgraph CSRRegister4["mscratch CSRRegister"] - CSRRegister4__internal_fu_write["_internal_fu_write"] CSRRegister4__internal_fu_read["_internal_fu_read"] + CSRRegister4__internal_fu_write["_internal_fu_write"] subgraph MethodMap8["fu_write_map MethodMap"] MethodMap8_method["method"] end @@ -718,8 +718,8 @@ end end subgraph AliasedCSR["mstatus AliasedCSR"] - AliasedCSR__fu_write["_fu_write"] AliasedCSR__fu_read["_fu_read"] + AliasedCSR__fu_write["_fu_write"] end subgraph AliasedCSR1["mstatush AliasedCSR"] AliasedCSR1__fu_read["_fu_read"] @@ -727,8 +727,9 @@ end subgraph CSRRegister6["mcause CSRRegister"] CSRRegister6__internal_fu_write["_internal_fu_write"] - CSRRegister6__internal_fu_read["_internal_fu_read"] CSRRegister6_write["write"] + CSRRegister6__internal_fu_read["_internal_fu_read"] + CSRRegister6_read["read"] subgraph MethodMap12["fu_write_map MethodMap"] MethodMap12_method["method"] end @@ -739,10 +740,15 @@ MethodMap13_method["method"] end end - subgraph CSRRegister7["mtvec CSRRegister"] + subgraph AliasedCSR2["mtvec AliasedCSR"] + AliasedCSR2__fu_read["_fu_read"] + AliasedCSR2__fu_write["_fu_write"] + end + subgraph CSRRegister7["mepc CSRRegister"] CSRRegister7_read["read"] - CSRRegister7__internal_fu_write["_internal_fu_write"] CSRRegister7__internal_fu_read["_internal_fu_read"] + CSRRegister7__internal_fu_write["_internal_fu_write"] + CSRRegister7_write["write"] subgraph MethodMap14["fu_write_map MethodMap"] MethodMap14_method["method"] end @@ -753,10 +759,9 @@ MethodMap15_method["method"] end end - subgraph CSRRegister8["mepc CSRRegister"] + subgraph CSRRegister8["mtval CSRRegister"] CSRRegister8__internal_fu_write["_internal_fu_write"] CSRRegister8_write["write"] - CSRRegister8_read["read"] CSRRegister8__internal_fu_read["_internal_fu_read"] subgraph MethodMap16["fu_write_map MethodMap"] MethodMap16_method["method"] @@ -768,8 +773,7 @@ MethodMap17_method["method"] end end - subgraph CSRRegister9["mtval CSRRegister"] - CSRRegister9_write["write"] + subgraph CSRRegister9["misa CSRRegister"] CSRRegister9__internal_fu_write["_internal_fu_write"] CSRRegister9__internal_fu_read["_internal_fu_read"] subgraph MethodMap18["fu_write_map MethodMap"] @@ -782,28 +786,30 @@ MethodMap19_method["method"] end end - subgraph CSRRegister10["misa CSRRegister"] - CSRRegister10__internal_fu_read["_internal_fu_read"] - CSRRegister10__internal_fu_write["_internal_fu_write"] - subgraph MethodMap20["fu_write_map MethodMap"] - MethodMap20_method["method"] - end - subgraph MethodFilter10["fu_write_filter MethodFilter"] - MethodFilter10_method["method"] - end - subgraph MethodMap21["fu_read_map MethodMap"] - MethodMap21_method["method"] - end + subgraph CSRRegister10["priv_mode CSRRegister"] + CSRRegister10_read["read"] + CSRRegister10_write["write"] end - subgraph CSRRegister11["priv_mode CSRRegister"] + subgraph CSRRegister11["mstatus_mie CSRRegister"] CSRRegister11_write["write"] + CSRRegister11__internal_fu_read["_internal_fu_read"] CSRRegister11_read["read"] + CSRRegister11__internal_fu_write["_internal_fu_write"] + subgraph MethodMap22["fu_write_map MethodMap"] + MethodMap22_method["method"] + end + subgraph MethodFilter11["fu_write_filter MethodFilter"] + MethodFilter11_method["method"] + end + subgraph MethodMap23["fu_read_map MethodMap"] + MethodMap23_method["method"] + end end - subgraph CSRRegister12["mstatus_mie CSRRegister"] - CSRRegister12_write["write"] + subgraph CSRRegister12["mstatus_mpie CSRRegister"] CSRRegister12_read["read"] - CSRRegister12__internal_fu_write["_internal_fu_write"] + CSRRegister12_write["write"] CSRRegister12__internal_fu_read["_internal_fu_read"] + CSRRegister12__internal_fu_write["_internal_fu_write"] subgraph MethodMap24["fu_write_map MethodMap"] MethodMap24_method["method"] end @@ -814,11 +820,11 @@ MethodMap25_method["method"] end end - subgraph CSRRegister13["mstatus_mpie CSRRegister"] - CSRRegister13_write["write"] - CSRRegister13__internal_fu_write["_internal_fu_write"] - CSRRegister13_read["read"] + subgraph CSRRegister13["mstatus_mpp CSRRegister"] CSRRegister13__internal_fu_read["_internal_fu_read"] + CSRRegister13_read["read"] + CSRRegister13__internal_fu_write["_internal_fu_write"] + CSRRegister13_write["write"] subgraph MethodMap26["fu_write_map MethodMap"] MethodMap26_method["method"] end @@ -829,10 +835,9 @@ MethodMap27_method["method"] end end - subgraph CSRRegister14["mstatus_mpp CSRRegister"] - CSRRegister14_write["write"] + subgraph CSRRegister14["mstatus_mprv CSRRegister"] CSRRegister14__internal_fu_read["_internal_fu_read"] - CSRRegister14_read["read"] + CSRRegister14_write["write"] CSRRegister14__internal_fu_write["_internal_fu_write"] subgraph MethodMap28["fu_write_map MethodMap"] MethodMap28_method["method"] @@ -844,10 +849,10 @@ MethodMap29_method["method"] end end - subgraph CSRRegister15["mstatus_mprv CSRRegister"] - CSRRegister15_write["write"] + subgraph CSRRegister15["mstatus_tw CSRRegister"] CSRRegister15__internal_fu_write["_internal_fu_write"] CSRRegister15__internal_fu_read["_internal_fu_read"] + CSRRegister15_read["read"] subgraph MethodMap30["fu_write_map MethodMap"] MethodMap30_method["method"] end @@ -858,7 +863,7 @@ MethodMap31_method["method"] end end - subgraph CSRRegister16["mstatus_tw CSRRegister"] + subgraph CSRRegister16["mtvec_base CSRRegister"] CSRRegister16__internal_fu_write["_internal_fu_write"] CSRRegister16__internal_fu_read["_internal_fu_read"] CSRRegister16_read["read"] @@ -872,37 +877,43 @@ MethodMap33_method["method"] end end - end - subgraph DoubleCounterCSR["csr_cycle DoubleCounterCSR"] - DoubleCounterCSR_increment["increment"] - subgraph CSRRegister17["register_low CSRRegister"] - CSRRegister17_read["read"] + subgraph CSRRegister17["mtvec_mode CSRRegister"] CSRRegister17__internal_fu_read["_internal_fu_read"] - CSRRegister17_write["write"] + CSRRegister17__internal_fu_write["_internal_fu_write"] + CSRRegister17_read["read"] + subgraph MethodMap34["fu_write_map MethodMap"] + MethodMap34_method["method"] + end + subgraph MethodFilter17["fu_write_filter MethodFilter"] + MethodFilter17_method["method"] + end subgraph MethodMap35["fu_read_map MethodMap"] MethodMap35_method["method"] end end - subgraph CSRRegister18["register_high CSRRegister"] - CSRRegister18_read["read"] + end + subgraph DoubleCounterCSR["csr_cycle DoubleCounterCSR"] + DoubleCounterCSR_increment["increment"] + subgraph CSRRegister18["register_low CSRRegister"] CSRRegister18_write["write"] + CSRRegister18_read["read"] CSRRegister18__internal_fu_read["_internal_fu_read"] subgraph MethodMap37["fu_read_map MethodMap"] MethodMap37_method["method"] end end - end - subgraph DoubleCounterCSR1["csr_time DoubleCounterCSR"] - DoubleCounterCSR1_increment["increment"] - subgraph CSRRegister19["register_low CSRRegister"] - CSRRegister19__internal_fu_read["_internal_fu_read"] - CSRRegister19_write["write"] + subgraph CSRRegister19["register_high CSRRegister"] CSRRegister19_read["read"] + CSRRegister19_write["write"] + CSRRegister19__internal_fu_read["_internal_fu_read"] subgraph MethodMap39["fu_read_map MethodMap"] MethodMap39_method["method"] end end - subgraph CSRRegister20["register_high CSRRegister"] + end + subgraph DoubleCounterCSR1["csr_time DoubleCounterCSR"] + DoubleCounterCSR1_increment["increment"] + subgraph CSRRegister20["register_low CSRRegister"] CSRRegister20_read["read"] CSRRegister20__internal_fu_read["_internal_fu_read"] CSRRegister20_write["write"] @@ -910,33 +921,25 @@ MethodMap41_method["method"] end end + subgraph CSRRegister21["register_high CSRRegister"] + CSRRegister21_write["write"] + CSRRegister21_read["read"] + CSRRegister21__internal_fu_read["_internal_fu_read"] + subgraph MethodMap43["fu_read_map MethodMap"] + MethodMap43_method["method"] + end + end end end subgraph InternalInterruptController["interrupt_controller InternalInterruptController"] - InternalInterruptController_entry["entry"] - InternalInterruptController_mret["mret"] InternalInterruptController_InternalInterruptController["InternalInterruptController"] - InternalInterruptController_interrupt_cause["interrupt_cause"] + InternalInterruptController_mret["mret"] InternalInterruptController_InternalInterruptController1["InternalInterruptController"] InternalInterruptController_InternalInterruptController2["InternalInterruptController"] - subgraph CSRRegister21["mie CSRRegister"] - CSRRegister21__internal_fu_read["_internal_fu_read"] - CSRRegister21__internal_fu_write["_internal_fu_write"] - CSRRegister21_read["read"] - subgraph MethodMap42["fu_write_map MethodMap"] - MethodMap42_method["method"] - end - subgraph MethodFilter21["fu_write_filter MethodFilter"] - MethodFilter21_method["method"] - end - subgraph MethodMap43["fu_read_map MethodMap"] - MethodMap43_method["method"] - end - end - subgraph CSRRegister22["mip CSRRegister"] - CSRRegister22_read_comb["read_comb"] + InternalInterruptController_entry["entry"] + InternalInterruptController_interrupt_cause["interrupt_cause"] + subgraph CSRRegister22["mie CSRRegister"] CSRRegister22__internal_fu_read["_internal_fu_read"] - CSRRegister22_write["write"] CSRRegister22_read["read"] CSRRegister22__internal_fu_write["_internal_fu_write"] subgraph MethodMap44["fu_write_map MethodMap"] @@ -949,6 +952,22 @@ MethodMap45_method["method"] end end + subgraph CSRRegister23["mip CSRRegister"] + CSRRegister23_read["read"] + CSRRegister23__internal_fu_write["_internal_fu_write"] + CSRRegister23__internal_fu_read["_internal_fu_read"] + CSRRegister23_read_comb["read_comb"] + CSRRegister23_write["write"] + subgraph MethodMap46["fu_write_map MethodMap"] + MethodMap46_method["method"] + end + subgraph MethodFilter23["fu_write_filter MethodFilter"] + MethodFilter23_method["method"] + end + subgraph MethodMap47["fu_read_map MethodMap"] + MethodMap47_method["method"] + end + end end subgraph CoreInstructionCounter["core_counter CoreInstructionCounter"] CoreInstructionCounter_decrement["decrement"] @@ -959,29 +978,29 @@ end subgraph Scheduler["scheduler Scheduler"] subgraph FIFO12["alloc_rename_buf FIFO"] - FIFO12_read["read"] FIFO12_write["write"] + FIFO12_read["read"] end subgraph RegAllocation["reg_alloc RegAllocation"] RegAllocation_RegAllocation["RegAllocation"] end subgraph Connect["rename_out_buf Connect"] - Connect_read["read"] Connect_write["write"] + Connect_read["read"] end subgraph Renaming["renaming Renaming"] Renaming_Renaming["Renaming"] end subgraph FIFO13["reg_alloc_out_buf FIFO"] - FIFO13_read["read"] FIFO13_write["write"] + FIFO13_read["read"] end subgraph ROBAllocation["rob_alloc ROBAllocation"] ROBAllocation_ROBAllocation["ROBAllocation"] end subgraph FIFO14["rs_select_out_buf FIFO"] - FIFO14_write["write"] FIFO14_read["read"] + FIFO14_write["write"] end subgraph RSSelection["rs_selector RSSelection"] RSSelection_RSSelection["RSSelection"] @@ -1014,86 +1033,86 @@ ConnectTrans16_ConnectTrans["ConnectTrans"] end subgraph Retirement["retirement Retirement"] - Retirement_Retirement_cond0["Retirement_cond0"] + Retirement_core_state["core_state"] Retirement_Retirement["Retirement"] + Retirement_precommit["precommit"] Retirement_Retirement1["Retirement"] - Retirement_Retirement_cond1["Retirement_cond1"] - Retirement_core_state["core_state"] Retirement_Retirement2["Retirement"] - Retirement_precommit["precommit"] + Retirement_Retirement_cond1["Retirement_cond1"] Retirement_Retirement3["Retirement"] + Retirement_Retirement_cond0["Retirement_cond0"] subgraph DoubleCounterCSR2["instret_csr DoubleCounterCSR"] DoubleCounterCSR2_increment["increment"] - subgraph CSRRegister23["register_low CSRRegister"] - CSRRegister23__internal_fu_read["_internal_fu_read"] - CSRRegister23_write["write"] - CSRRegister23_read["read"] - subgraph MethodMap47["fu_read_map MethodMap"] - MethodMap47_method["method"] - end - end - subgraph CSRRegister24["register_high CSRRegister"] + subgraph CSRRegister24["register_low CSRRegister"] CSRRegister24_read["read"] - CSRRegister24__internal_fu_read["_internal_fu_read"] CSRRegister24_write["write"] + CSRRegister24__internal_fu_read["_internal_fu_read"] subgraph MethodMap49["fu_read_map MethodMap"] MethodMap49_method["method"] end end + subgraph CSRRegister25["register_high CSRRegister"] + CSRRegister25_read["read"] + CSRRegister25_write["write"] + CSRRegister25__internal_fu_read["_internal_fu_read"] + subgraph MethodMap51["fu_read_map MethodMap"] + MethodMap51_method["method"] + end + end end subgraph HwCounter9["perf_instr_ret HwCounter"] HwCounter9__incr["_incr"] end subgraph FIFOLatencyMeasurer2["perf_trap_latency FIFOLatencyMeasurer"] - FIFOLatencyMeasurer2__stop["_stop"] FIFOLatencyMeasurer2__start["_start"] + FIFOLatencyMeasurer2__stop["_stop"] subgraph HwExpHistogram11["histogram HwExpHistogram"] HwExpHistogram11__add["_add"] end subgraph FIFO15["fifo FIFO"] - FIFO15_read["read"] FIFO15_write["write"] + FIFO15_read["read"] end end end end end subgraph TransactionManager["transaction_manager TransactionManager"] - TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit["PrivilegedFuncUnit_cond1_PrivilegedFuncUnit"] - TransactionManager_LSUDummy_issue_cond0["LSUDummy_issue_cond0"] - TransactionManager_Renaming_ROBAllocation["Renaming_ROBAllocation"] - TransactionManager_accept_cond1_ConnectTrans["accept_cond1_ConnectTrans"] - TransactionManager_LSUDummy_issue_cond2["LSUDummy_issue_cond2"] + TransactionManager_ROBAllocation_Renaming["ROBAllocation_Renaming"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0["PrivilegedFuncUnit_PrivilegedFuncUnit_cond0"] + TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit["PrivilegedFuncUnit_cond2_PrivilegedFuncUnit"] TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0["Fetch_Stage2_Fetch_Stage2_cond0"] TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1["Fetch_Stage2_Fetch_Stage2_cond1"] - TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit["PrivilegedFuncUnit_cond0_PrivilegedFuncUnit"] - TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit["PrivilegedFuncUnit_cond2_PrivilegedFuncUnit"] - TransactionManager_Retirement_cond0_Retirement["Retirement_cond0_Retirement"] - TransactionManager_LSUDummy_issue_cond1["LSUDummy_issue_cond1"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1["PrivilegedFuncUnit_PrivilegedFuncUnit_cond1"] + TransactionManager_issue_cond1_LSUDummy["issue_cond1_LSUDummy"] TransactionManager_Retirement_cond1_Retirement["Retirement_cond1_Retirement"] - TransactionManager_accept_cond0_ConnectTrans_accept_cond0["accept_cond0_ConnectTrans_accept_cond0"] - TransactionManager_accept_cond1_accept_cond0_ConnectTrans["accept_cond1_accept_cond0_ConnectTrans"] - TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit["PrivilegedFuncUnit_cond3_PrivilegedFuncUnit"] + TransactionManager_accept_cond0_accept_cond0_ConnectTrans["accept_cond0_accept_cond0_ConnectTrans"] + TransactionManager_issue_cond0_LSUDummy["issue_cond0_LSUDummy"] + TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3["PrivilegedFuncUnit_PrivilegedFuncUnit_cond3"] + TransactionManager_issue_cond2_LSUDummy["issue_cond2_LSUDummy"] + TransactionManager_Retirement_Retirement_cond0["Retirement_Retirement_cond0"] + TransactionManager_accept_cond0_accept_cond1_ConnectTrans["accept_cond0_accept_cond1_ConnectTrans"] + TransactionManager_accept_cond1_ConnectTrans["accept_cond1_ConnectTrans"] end end Core_InitFreeRFFifo --> BasicFifo5_write -Retirement_Retirement1 --> BasicFifo5_write +Retirement_Retirement3 --> BasicFifo5_write TransactionManager_Retirement_cond1_Retirement --> BasicFifo5_write -TransactionManager_Retirement_cond0_Retirement --> BasicFifo5_write +TransactionManager_Retirement_Retirement_cond0 --> BasicFifo5_write WishboneMaster_WishboneMaster --> Forwarder_write WishboneMaster1_WishboneMaster --> Forwarder1_write FIFO4_read --> CoreFrontend_DiscardBranchVerify -SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMasterAdapter_request_read -SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> Serializer_serialize_in0 -SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> BasicFifo_write -SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> WishboneMaster_request -WishboneMasterAdapter_get_read_response --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller -Serializer_serialize_out0 --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller -BasicFifo_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller -WishboneMaster_result --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller -Forwarder_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller -SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> Forwarder2_write -ICache_ICache1 <--> HwCounter4__incr +SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> WishboneMasterAdapter_request_read +SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> Serializer_serialize_in0 +SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> BasicFifo_write +SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --> WishboneMaster_request +WishboneMasterAdapter_get_read_response --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 +Serializer_serialize_out0 --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 +BasicFifo_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 +WishboneMaster_result --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 +Forwarder_read --> SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 +SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --> Forwarder2_write +ICache_ICache <--> HwCounter4__incr ArgumentsToResultsZipper_peek_arg --> ICache_MemRead BasicFifo3_peek --> ICache_MemRead ICache_MemRead <--> HwCounter1__incr @@ -1101,9 +1120,9 @@ ICache_MemRead --> Forwarder3_write ICache_MemRead <--> HwCounter2__incr ICache_MemRead --> SimpleCommonBusCacheRefiller_start_refill -SimpleCommonBusCacheRefiller_accept_refill --> ICache_ICache -Forwarder2_read --> ICache_ICache -ICache_ICache <--> HwCounter3__incr +SimpleCommonBusCacheRefiller_accept_refill --> ICache_ICache1 +Forwarder2_read --> ICache_ICache1 +ICache_ICache1 <--> HwCounter3__incr FetchUnit_Fetch_Stage0 <--> Semaphore_acquire FetchUnit_Fetch_Stage0 --> ICache_issue_req FetchUnit_Fetch_Stage0 <--> HwCounter__incr @@ -1129,61 +1148,61 @@ RegisterFile_perf --> HwExpHistogram2__add ReorderBuffer_perf --> HwExpHistogram4__add GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR_increment -CSRRegister17_read --> GenericCSRRegisters_GenericCSRRegisters -GenericCSRRegisters_GenericCSRRegisters --> CSRRegister17_write CSRRegister18_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister18_write -GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR1_increment CSRRegister19_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister19_write +GenericCSRRegisters_GenericCSRRegisters <--> DoubleCounterCSR1_increment CSRRegister20_read --> GenericCSRRegisters_GenericCSRRegisters GenericCSRRegisters_GenericCSRRegisters --> CSRRegister20_write -CSRRegister12_read --> InternalInterruptController_InternalInterruptController -CSRRegister12_read --> InternalInterruptController_InternalInterruptController1 -CSRRegister11_read --> InternalInterruptController_InternalInterruptController +CSRRegister21_read --> GenericCSRRegisters_GenericCSRRegisters +GenericCSRRegisters_GenericCSRRegisters --> CSRRegister21_write CSRRegister11_read --> InternalInterruptController_InternalInterruptController1 -CSRRegister11_read --> WakeupSelect3_WakeupSelect -CSRRegister11_read --> CSRUnit_CSRUnit -CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit -CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit -CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit -CSRRegister11_read --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit -CSRRegister21_read --> InternalInterruptController_InternalInterruptController -CSRRegister22_read --> InternalInterruptController_InternalInterruptController -CSRRegister22_read_comb --> InternalInterruptController_InternalInterruptController2 -InternalInterruptController_InternalInterruptController2 --> CSRRegister22_write -InternalInterruptController_InternalInterruptController1 --> CSRRegister12_write -InternalInterruptController_InternalInterruptController1 --> CSRRegister13_write -InternalInterruptController_InternalInterruptController1 --> CSRRegister14_write -InternalInterruptController_InternalInterruptController1 --> CSRRegister11_write -CSRRegister13_read --> InternalInterruptController_InternalInterruptController1 -CSRRegister14_read --> InternalInterruptController_InternalInterruptController1 -InternalInterruptController_InternalInterruptController1 --> CSRRegister15_write +CSRRegister11_read --> InternalInterruptController_InternalInterruptController +CSRRegister10_read --> InternalInterruptController_InternalInterruptController1 +CSRRegister10_read --> InternalInterruptController_InternalInterruptController +CSRRegister10_read --> WakeupSelect3_WakeupSelect +CSRRegister10_read --> CSRUnit_CSRUnit +CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 +CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 +CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 +CSRRegister10_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit +CSRRegister22_read --> InternalInterruptController_InternalInterruptController1 +CSRRegister23_read --> InternalInterruptController_InternalInterruptController1 +CSRRegister23_read_comb --> InternalInterruptController_InternalInterruptController2 +InternalInterruptController_InternalInterruptController2 --> CSRRegister23_write +InternalInterruptController_InternalInterruptController --> CSRRegister11_write +InternalInterruptController_InternalInterruptController --> CSRRegister12_write +InternalInterruptController_InternalInterruptController --> CSRRegister13_write +InternalInterruptController_InternalInterruptController --> CSRRegister10_write +CSRRegister12_read --> InternalInterruptController_InternalInterruptController +CSRRegister13_read --> InternalInterruptController_InternalInterruptController +InternalInterruptController_InternalInterruptController --> CSRRegister14_write MethodProduct1_method --> RegAllocation_RegAllocation Pipe1_read --> RegAllocation_RegAllocation RegAllocation_RegAllocation <--> CoreInstructionCounter_increment BasicFifo5_read --> RegAllocation_RegAllocation RegAllocation_RegAllocation --> FIFO12_write -FIFO13_read --> RSSelection_RSSelection -FIFO13_read --> RSSelection_RSSelection3 FIFO13_read --> RSSelection_RSSelection1 +FIFO13_read --> RSSelection_RSSelection3 FIFO13_read --> RSSelection_RSSelection2 -RSFuncBlock_select --> RSSelection_RSSelection -RS_select --> RSSelection_RSSelection -RSSelection_RSSelection --> FIFO14_write -RSSelection_RSSelection3 --> FIFO14_write +FIFO13_read --> RSSelection_RSSelection +RSFuncBlock_select --> RSSelection_RSSelection1 +RS_select --> RSSelection_RSSelection1 RSSelection_RSSelection1 --> FIFO14_write +RSSelection_RSSelection3 --> FIFO14_write RSSelection_RSSelection2 --> FIFO14_write +RSSelection_RSSelection --> FIFO14_write RSFuncBlock1_select --> RSSelection_RSSelection3 RS1_select --> RSSelection_RSSelection3 -RSFuncBlock2_select --> RSSelection_RSSelection1 -FifoRS_select --> RSSelection_RSSelection1 -RSSelection_RSSelection2 <--> CSRUnit_select +RSFuncBlock2_select --> RSSelection_RSSelection2 +FifoRS_select --> RSSelection_RSSelection2 +RSSelection_RSSelection <--> CSRUnit_select FIFO14_read --> RSInsertion_RSInsertion RegisterFile_read1 --> RSInsertion_RSInsertion RegisterFile_read2 --> RSInsertion_RSInsertion Retirement_core_state --> RSInsertion_RSInsertion -Retirement_core_state --> LSUDummy_LSUDummy +Retirement_core_state --> LSUDummy_LSUDummy3 RSInsertion_RSInsertion --> RSFuncBlock_insert RSInsertion_RSInsertion --> RS_insert RSInsertion_RSInsertion --> TaggedLatencyMeasurer1__start @@ -1227,7 +1246,7 @@ ResultAnnouncement_ResultAnnouncement --> FifoRS_update ResultAnnouncement_ResultAnnouncement --> CSRUnit_update RS_perf --> HwExpHistogram6__add -RS_RS2 --> WakeupSelect_WakeupSelect +RS_RS4 --> WakeupSelect_WakeupSelect RS_take --> WakeupSelect_WakeupSelect RS_take --> WakeupSelect1_WakeupSelect RS_take --> WakeupSelect2_WakeupSelect @@ -1259,17 +1278,17 @@ WakeupSelect2_WakeupSelect <--> CoreFrontend_target_pred_req WakeupSelect2_WakeupSelect --> BasicFifo7_write WakeupSelect2_WakeupSelect --> TaggedCounter5__incr -RS_RS3 --> WakeupSelect3_WakeupSelect +RS_RS2 --> WakeupSelect3_WakeupSelect WakeupSelect3_WakeupSelect --> ExceptionFuncUnit_issue WakeupSelect3_WakeupSelect --> BasicFifo6_write ConnectTrans8_ConnectTrans --> BasicFifo6_write ConnectTrans10_ConnectTrans --> BasicFifo6_write ConnectTrans5_ConnectTrans --> BasicFifo6_write -TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --> BasicFifo6_write +TransactionManager_accept_cond0_accept_cond1_ConnectTrans --> BasicFifo6_write +TransactionManager_accept_cond0_accept_cond0_ConnectTrans --> BasicFifo6_write TransactionManager_accept_cond1_ConnectTrans --> BasicFifo6_write -TransactionManager_accept_cond1_accept_cond0_ConnectTrans --> BasicFifo6_write WakeupSelect3_WakeupSelect --> FIFO5_write -RS_RS4 --> WakeupSelect4_WakeupSelect +RS_RS3 --> WakeupSelect4_WakeupSelect WakeupSelect4_WakeupSelect --> PrivilegedFuncUnit_issue ConnectTrans6_ConnectTrans --> Forwarder5_write ConnectTrans7_ConnectTrans --> Forwarder5_write @@ -1289,14 +1308,14 @@ ExceptionFuncUnit_accept --> ConnectTrans9_ConnectTrans FIFO5_read --> ConnectTrans9_ConnectTrans PrivilegedFuncUnit_accept --> ConnectTrans10_ConnectTrans -CSRRegister8_read --> ConnectTrans10_ConnectTrans +CSRRegister7_read --> ConnectTrans10_ConnectTrans ConnectTrans10_ConnectTrans --> BasicFifo8_write RS1_perf --> HwExpHistogram8__add SequentialUnsignedMul_accept --> MulUnit_MulUnit FIFO7_read --> MulUnit_MulUnit MulUnit_MulUnit --> FIFO6_write RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul <--> DSPMulUnit_compute -RS1_RS --> WakeupSelect5_WakeupSelect +RS1_RS1 --> WakeupSelect5_WakeupSelect RS1_take --> WakeupSelect5_WakeupSelect RS1_take --> WakeupSelect6_WakeupSelect WakeupSelect5_WakeupSelect --> TaggedLatencyMeasurer2__stop @@ -1311,7 +1330,7 @@ LongDivider_accept --> DivUnit_DivUnit FIFO8_read --> DivUnit_DivUnit DivUnit_DivUnit --> BasicFifo9_write -RS1_RS1 --> WakeupSelect6_WakeupSelect +RS1_RS --> WakeupSelect6_WakeupSelect WakeupSelect6_WakeupSelect --> DivUnit_issue WakeupSelect6_WakeupSelect --> FIFO8_write WakeupSelect6_WakeupSelect --> LongDivider_issue @@ -1323,35 +1342,35 @@ BasicFifo9_read --> ConnectTrans12_ConnectTrans FifoRS_perf --> HwExpHistogram10__add Forwarder7_read --> LSUDummy_LSUDummy1 -Forwarder7_read --> TransactionManager_LSUDummy_issue_cond2 -Forwarder7_read --> TransactionManager_LSUDummy_issue_cond0 -Forwarder7_read --> TransactionManager_LSUDummy_issue_cond1 +Forwarder7_read --> TransactionManager_issue_cond1_LSUDummy +Forwarder7_read --> TransactionManager_issue_cond0_LSUDummy +Forwarder7_read --> TransactionManager_issue_cond2_LSUDummy LSUDummy_LSUDummy1 --> FIFO9_write WakeupSelect7_WakeupSelect --> FIFO9_write -TransactionManager_LSUDummy_issue_cond2 --> FIFO9_write -TransactionManager_LSUDummy_issue_cond0 --> FIFO9_write -TransactionManager_LSUDummy_issue_cond1 --> FIFO9_write +TransactionManager_issue_cond1_LSUDummy --> FIFO9_write +TransactionManager_issue_cond0_LSUDummy --> FIFO9_write +TransactionManager_issue_cond2_LSUDummy --> FIFO9_write LSUDummy_LSUDummy1 --> FIFO11_write WakeupSelect7_WakeupSelect --> FIFO11_write -TransactionManager_LSUDummy_issue_cond2 --> FIFO11_write -TransactionManager_LSUDummy_issue_cond0 --> FIFO11_write -TransactionManager_LSUDummy_issue_cond1 --> FIFO11_write +TransactionManager_issue_cond1_LSUDummy --> FIFO11_write +TransactionManager_issue_cond0_LSUDummy --> FIFO11_write +TransactionManager_issue_cond2_LSUDummy --> FIFO11_write LSUDummy_LSUDummy2 --> Retirement_precommit CSRUnit_CSRUnit --> Retirement_precommit -TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --> Retirement_precommit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --> Retirement_precommit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --> Retirement_precommit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --> Retirement_precommit TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --> Retirement_precommit -TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --> Retirement_precommit -TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --> Retirement_precommit ReorderBuffer_peek --> LSUDummy_LSUDummy2 ReorderBuffer_peek --> CSRUnit_CSRUnit -ReorderBuffer_peek --> Retirement_Retirement -ReorderBuffer_peek --> Retirement_Retirement1 -ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit -ReorderBuffer_peek --> TransactionManager_Retirement_cond1_Retirement +ReorderBuffer_peek --> Retirement_Retirement2 +ReorderBuffer_peek --> Retirement_Retirement3 +ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 +ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 +ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit -ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit -ReorderBuffer_peek --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit -ReorderBuffer_peek --> TransactionManager_Retirement_cond0_Retirement +ReorderBuffer_peek --> TransactionManager_Retirement_cond1_Retirement +ReorderBuffer_peek --> TransactionManager_Retirement_Retirement_cond0 FifoRS_FifoRS --> WakeupSelect7_WakeupSelect FifoRS_take --> WakeupSelect7_WakeupSelect WakeupSelect7_WakeupSelect --> TaggedLatencyMeasurer3__stop @@ -1375,6 +1394,8 @@ MethodMap11_method --> CSRUnit_CSRUnit CSRRegister5__internal_fu_read --> CSRUnit_CSRUnit AliasedCSR__fu_read --> CSRUnit_CSRUnit +MethodMap23_method --> CSRUnit_CSRUnit +CSRRegister11__internal_fu_read --> CSRUnit_CSRUnit MethodMap25_method --> CSRUnit_CSRUnit CSRRegister12__internal_fu_read --> CSRUnit_CSRUnit MethodMap27_method --> CSRUnit_CSRUnit @@ -1383,9 +1404,10 @@ CSRRegister14__internal_fu_read --> CSRUnit_CSRUnit MethodMap31_method --> CSRUnit_CSRUnit CSRRegister15__internal_fu_read --> CSRUnit_CSRUnit -MethodMap33_method --> CSRUnit_CSRUnit -CSRRegister16__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> AliasedCSR__fu_write +CSRUnit_CSRUnit --> MethodFilter11_method +CSRUnit_CSRUnit --> MethodMap22_method +CSRUnit_CSRUnit --> CSRRegister11__internal_fu_write CSRUnit_CSRUnit --> MethodFilter12_method CSRUnit_CSRUnit --> MethodMap24_method CSRUnit_CSRUnit --> CSRRegister12__internal_fu_write @@ -1398,9 +1420,6 @@ CSRUnit_CSRUnit --> MethodFilter15_method CSRUnit_CSRUnit --> MethodMap30_method CSRUnit_CSRUnit --> CSRRegister15__internal_fu_write -CSRUnit_CSRUnit --> MethodFilter16_method -CSRUnit_CSRUnit --> MethodMap32_method -CSRUnit_CSRUnit --> CSRRegister16__internal_fu_write AliasedCSR1__fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> AliasedCSR1__fu_write MethodMap13_method --> CSRUnit_CSRUnit @@ -1408,6 +1427,18 @@ CSRUnit_CSRUnit --> MethodFilter6_method CSRUnit_CSRUnit --> MethodMap12_method CSRUnit_CSRUnit --> CSRRegister6__internal_fu_write +AliasedCSR2__fu_read --> CSRUnit_CSRUnit +MethodMap33_method --> CSRUnit_CSRUnit +CSRRegister16__internal_fu_read --> CSRUnit_CSRUnit +MethodMap35_method --> CSRUnit_CSRUnit +CSRRegister17__internal_fu_read --> CSRUnit_CSRUnit +CSRUnit_CSRUnit --> AliasedCSR2__fu_write +CSRUnit_CSRUnit --> MethodFilter16_method +CSRUnit_CSRUnit --> MethodMap32_method +CSRUnit_CSRUnit --> CSRRegister16__internal_fu_write +CSRUnit_CSRUnit --> MethodFilter17_method +CSRUnit_CSRUnit --> MethodMap34_method +CSRUnit_CSRUnit --> CSRRegister17__internal_fu_write MethodMap15_method --> CSRUnit_CSRUnit CSRRegister7__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> MethodFilter7_method @@ -1423,13 +1454,6 @@ CSRUnit_CSRUnit --> MethodFilter9_method CSRUnit_CSRUnit --> MethodMap18_method CSRUnit_CSRUnit --> CSRRegister9__internal_fu_write -MethodMap21_method --> CSRUnit_CSRUnit -CSRRegister10__internal_fu_read --> CSRUnit_CSRUnit -CSRUnit_CSRUnit --> MethodFilter10_method -CSRUnit_CSRUnit --> MethodMap20_method -CSRUnit_CSRUnit --> CSRRegister10__internal_fu_write -MethodMap35_method --> CSRUnit_CSRUnit -CSRRegister17__internal_fu_read --> CSRUnit_CSRUnit MethodMap37_method --> CSRUnit_CSRUnit CSRRegister18__internal_fu_read --> CSRUnit_CSRUnit MethodMap39_method --> CSRUnit_CSRUnit @@ -1438,9 +1462,6 @@ CSRRegister20__internal_fu_read --> CSRUnit_CSRUnit MethodMap43_method --> CSRUnit_CSRUnit CSRRegister21__internal_fu_read --> CSRUnit_CSRUnit -CSRUnit_CSRUnit --> MethodFilter21_method -CSRUnit_CSRUnit --> MethodMap42_method -CSRUnit_CSRUnit --> CSRRegister21__internal_fu_write MethodMap45_method --> CSRUnit_CSRUnit CSRRegister22__internal_fu_read --> CSRUnit_CSRUnit CSRUnit_CSRUnit --> MethodFilter22_method @@ -1448,8 +1469,13 @@ CSRUnit_CSRUnit --> CSRRegister22__internal_fu_write MethodMap47_method --> CSRUnit_CSRUnit CSRRegister23__internal_fu_read --> CSRUnit_CSRUnit +CSRUnit_CSRUnit --> MethodFilter23_method +CSRUnit_CSRUnit --> MethodMap46_method +CSRUnit_CSRUnit --> CSRRegister23__internal_fu_write MethodMap49_method --> CSRUnit_CSRUnit CSRRegister24__internal_fu_read --> CSRUnit_CSRUnit +MethodMap51_method --> CSRUnit_CSRUnit +CSRRegister25__internal_fu_read --> CSRUnit_CSRUnit ConnectTrans2_ConnectTrans --> Forwarder4_write ConnectTrans3_ConnectTrans --> Forwarder4_write ConnectTrans4_ConnectTrans --> Forwarder4_write @@ -1464,129 +1490,107 @@ Collector3_method --> ConnectTrans4_ConnectTrans Forwarder8_read --> ConnectTrans4_ConnectTrans CSRUnit_get_result --> ConnectTrans5_ConnectTrans -ExceptionInformationRegister_get --> Retirement_Retirement +ExceptionInformationRegister_get --> Retirement_Retirement2 ExceptionInformationRegister_get --> TransactionManager_Retirement_cond1_Retirement -ExceptionInformationRegister_get --> TransactionManager_Retirement_cond0_Retirement -Retirement_Retirement1 <--> ReorderBuffer_retire +ExceptionInformationRegister_get --> TransactionManager_Retirement_Retirement_cond0 +Retirement_Retirement3 <--> ReorderBuffer_retire TransactionManager_Retirement_cond1_Retirement <--> ReorderBuffer_retire -TransactionManager_Retirement_cond0_Retirement <--> ReorderBuffer_retire -Retirement_Retirement1 <--> FIFOLatencyMeasurer1__stop +TransactionManager_Retirement_Retirement_cond0 <--> ReorderBuffer_retire +Retirement_Retirement3 <--> FIFOLatencyMeasurer1__stop TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer1__stop -TransactionManager_Retirement_cond0_Retirement <--> FIFOLatencyMeasurer1__stop -FIFO1_read --> Retirement_Retirement1 +TransactionManager_Retirement_Retirement_cond0 <--> FIFOLatencyMeasurer1__stop +FIFO1_read --> Retirement_Retirement3 FIFO1_read --> TransactionManager_Retirement_cond1_Retirement -FIFO1_read --> TransactionManager_Retirement_cond0_Retirement -Retirement_Retirement1 --> HwExpHistogram3__add +FIFO1_read --> TransactionManager_Retirement_Retirement_cond0 +Retirement_Retirement3 --> HwExpHistogram3__add TransactionManager_Retirement_cond1_Retirement --> HwExpHistogram3__add -TransactionManager_Retirement_cond0_Retirement --> HwExpHistogram3__add -CoreInstructionCounter_decrement --> Retirement_Retirement1 +TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram3__add +CoreInstructionCounter_decrement --> Retirement_Retirement3 CoreInstructionCounter_decrement --> TransactionManager_Retirement_cond1_Retirement -CoreInstructionCounter_decrement --> TransactionManager_Retirement_cond0_Retirement -RRAT_peek --> Retirement_Retirement1 +CoreInstructionCounter_decrement --> TransactionManager_Retirement_Retirement_cond0 +RRAT_peek --> Retirement_Retirement3 RRAT_peek --> TransactionManager_Retirement_cond1_Retirement -Retirement_Retirement1 --> RegisterFile_free +Retirement_Retirement3 --> RegisterFile_free TransactionManager_Retirement_cond1_Retirement --> RegisterFile_free -TransactionManager_Retirement_cond0_Retirement --> RegisterFile_free -Retirement_Retirement1 --> TaggedLatencyMeasurer__stop +TransactionManager_Retirement_Retirement_cond0 --> RegisterFile_free +Retirement_Retirement3 --> TaggedLatencyMeasurer__stop TransactionManager_Retirement_cond1_Retirement --> TaggedLatencyMeasurer__stop -TransactionManager_Retirement_cond0_Retirement --> TaggedLatencyMeasurer__stop -AsyncMemoryBank_read0 --> Retirement_Retirement1 +TransactionManager_Retirement_Retirement_cond0 --> TaggedLatencyMeasurer__stop +AsyncMemoryBank_read0 --> Retirement_Retirement3 AsyncMemoryBank_read0 --> TransactionManager_Retirement_cond1_Retirement -AsyncMemoryBank_read0 --> TransactionManager_Retirement_cond0_Retirement -Retirement_Retirement1 --> HwExpHistogram1__add +AsyncMemoryBank_read0 --> TransactionManager_Retirement_Retirement_cond0 +Retirement_Retirement3 --> HwExpHistogram1__add TransactionManager_Retirement_cond1_Retirement --> HwExpHistogram1__add -TransactionManager_Retirement_cond0_Retirement --> HwExpHistogram1__add -Retirement_Retirement1 --> FRAT_rename +TransactionManager_Retirement_Retirement_cond0 --> HwExpHistogram1__add +Retirement_Retirement3 --> FRAT_rename +TransactionManager_ROBAllocation_Renaming --> FRAT_rename TransactionManager_Retirement_cond1_Retirement --> FRAT_rename -TransactionManager_Renaming_ROBAllocation --> FRAT_rename -Retirement_Retirement3 <--> FIFOLatencyMeasurer2__stop -FIFO15_read --> Retirement_Retirement3 -Retirement_Retirement3 --> HwExpHistogram11__add -CSRRegister7_read --> Retirement_Retirement3 -Retirement_Retirement3 --> FetchUnit_resume_from_exception -Retirement_Retirement3 <--> ExceptionInformationRegister_clear -TransactionManager_LSUDummy_issue_cond2 <--> LSUDummy_LSUDummy3 -TransactionManager_LSUDummy_issue_cond0 <--> LSUDummy_LSUDummy3 -TransactionManager_LSUDummy_issue_cond1 <--> LSUDummy_LSUDummy3 -TransactionManager_LSUDummy_issue_cond2 --> LSURequester_issue -TransactionManager_LSUDummy_issue_cond0 --> LSURequester_issue -TransactionManager_LSUDummy_issue_cond1 --> LSURequester_issue -TransactionManager_LSUDummy_issue_cond2 --> BasicFifo10_write -TransactionManager_LSUDummy_issue_cond0 --> BasicFifo10_write -TransactionManager_LSUDummy_issue_cond1 --> BasicFifo10_write -TransactionManager_LSUDummy_issue_cond2 --> FIFO10_write -TransactionManager_LSUDummy_issue_cond0 --> FIFO10_write -TransactionManager_LSUDummy_issue_cond1 --> FIFO10_write -TransactionManager_LSUDummy_issue_cond2 <--> LSURequester_issue_cond2 -TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 -TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> ICache_flush -TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit +Retirement_Retirement1 <--> FIFOLatencyMeasurer2__stop +FIFO15_read --> Retirement_Retirement1 +Retirement_Retirement1 --> HwExpHistogram11__add +CSRRegister16_read --> Retirement_Retirement1 +CSRRegister17_read --> Retirement_Retirement1 +CSRRegister6_read --> Retirement_Retirement1 +Retirement_Retirement1 --> FetchUnit_resume_from_exception +Retirement_Retirement1 <--> ExceptionInformationRegister_clear +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 <--> PrivilegedFuncUnit_PrivilegedFuncUnit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> PrivilegedFuncUnit_PrivilegedFuncUnit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> PrivilegedFuncUnit_PrivilegedFuncUnit TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit -TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit -TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit -TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --> TaggedCounter6__incr +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 --> TaggedCounter6__incr +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 --> TaggedCounter6__incr +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 --> TaggedCounter6__incr TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --> TaggedCounter6__incr -TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --> TaggedCounter6__incr -TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --> TaggedCounter6__incr -CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit -CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit -CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit -CSRRegister16_read --> TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit -TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> LSUDummy_accept_cond0 -TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> LSUDummy_accept_cond0 -LSURequester_accept --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -LSURequester_accept --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -BasicFifo10_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -BasicFifo10_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -FIFO10_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -FIFO10_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> ConnectTrans13_ConnectTrans +CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 +CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 +CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 +CSRRegister15_read --> TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 +TransactionManager_issue_cond1_LSUDummy <--> LSURequester_issue_cond1 +TransactionManager_issue_cond1_LSUDummy --> WishboneMasterAdapter1_request_read +TransactionManager_issue_cond1_LSUDummy --> Serializer1_serialize_in0 +TransactionManager_issue_cond1_LSUDummy --> BasicFifo1_write +TransactionManager_issue_cond0_LSUDummy --> BasicFifo1_write +TransactionManager_issue_cond1_LSUDummy --> WishboneMaster1_request +TransactionManager_issue_cond0_LSUDummy --> WishboneMaster1_request +TransactionManager_issue_cond1_LSUDummy <--> LSUDummy_LSUDummy +TransactionManager_issue_cond0_LSUDummy <--> LSUDummy_LSUDummy +TransactionManager_issue_cond2_LSUDummy <--> LSUDummy_LSUDummy +TransactionManager_issue_cond1_LSUDummy --> LSURequester_issue +TransactionManager_issue_cond0_LSUDummy --> LSURequester_issue +TransactionManager_issue_cond2_LSUDummy --> LSURequester_issue +TransactionManager_issue_cond1_LSUDummy --> BasicFifo10_write +TransactionManager_issue_cond0_LSUDummy --> BasicFifo10_write +TransactionManager_issue_cond2_LSUDummy --> BasicFifo10_write +TransactionManager_issue_cond1_LSUDummy --> FIFO10_write +TransactionManager_issue_cond0_LSUDummy --> FIFO10_write +TransactionManager_issue_cond2_LSUDummy --> FIFO10_write +TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> LSUDummy_accept_cond0 +TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> LSUDummy_accept_cond0 +LSURequester_accept --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +LSURequester_accept --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +BasicFifo10_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +BasicFifo10_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +FIFO10_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +FIFO10_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> LSURequester_accept_cond1 +WishboneMasterAdapter1_get_read_response --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +Serializer1_serialize_out0 --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +BasicFifo1_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +BasicFifo1_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +WishboneMaster1_result --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +WishboneMaster1_result --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +Forwarder1_read --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +Forwarder1_read --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +TransactionManager_accept_cond0_accept_cond1_ConnectTrans <--> ConnectTrans13_ConnectTrans +TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> ConnectTrans13_ConnectTrans TransactionManager_accept_cond1_ConnectTrans <--> ConnectTrans13_ConnectTrans -TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> ConnectTrans13_ConnectTrans -TransactionManager_accept_cond0_ConnectTrans_accept_cond0 --> Forwarder8_write +TransactionManager_accept_cond0_accept_cond1_ConnectTrans --> Forwarder8_write +TransactionManager_accept_cond0_accept_cond0_ConnectTrans --> Forwarder8_write TransactionManager_accept_cond1_ConnectTrans --> Forwarder8_write -TransactionManager_accept_cond1_accept_cond0_ConnectTrans --> Forwarder8_write -LSUDummy_accept --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 +LSUDummy_accept --> TransactionManager_accept_cond0_accept_cond1_ConnectTrans +LSUDummy_accept --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans LSUDummy_accept --> TransactionManager_accept_cond1_ConnectTrans -LSUDummy_accept --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -TransactionManager_accept_cond0_ConnectTrans_accept_cond0 <--> LSURequester_accept_cond0 -WishboneMasterAdapter1_get_write_response --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -Serializer1_serialize_out1 --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -BasicFifo1_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -BasicFifo1_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -WishboneMaster1_result --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -WishboneMaster1_result --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -Forwarder1_read --> TransactionManager_accept_cond0_ConnectTrans_accept_cond0 -Forwarder1_read --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement_cond1 -TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement2 -TransactionManager_Retirement_cond0_Retirement <--> Retirement_Retirement2 -TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer2__start -TransactionManager_Retirement_cond0_Retirement <--> FIFOLatencyMeasurer2__start -TransactionManager_Retirement_cond1_Retirement --> FIFO15_write -TransactionManager_Retirement_cond0_Retirement --> FIFO15_write -InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond1_Retirement -InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond0_Retirement -TransactionManager_Retirement_cond1_Retirement --> CSRRegister6_write -TransactionManager_Retirement_cond0_Retirement --> CSRRegister6_write -TransactionManager_Retirement_cond1_Retirement --> CSRRegister8_write -TransactionManager_Retirement_cond0_Retirement --> CSRRegister8_write -TransactionManager_Retirement_cond1_Retirement --> CSRRegister9_write -TransactionManager_Retirement_cond0_Retirement --> CSRRegister9_write -TransactionManager_Retirement_cond1_Retirement <--> InternalInterruptController_entry -TransactionManager_Retirement_cond0_Retirement <--> InternalInterruptController_entry -TransactionManager_Renaming_ROBAllocation <--> Renaming_Renaming -FIFO12_read --> TransactionManager_Renaming_ROBAllocation -TransactionManager_Renaming_ROBAllocation --> Connect_write -TransactionManager_Renaming_ROBAllocation <--> ROBAllocation_ROBAllocation -Connect_read --> TransactionManager_Renaming_ROBAllocation -TransactionManager_Renaming_ROBAllocation --> ReorderBuffer_put -TransactionManager_Renaming_ROBAllocation <--> FIFOLatencyMeasurer1__start -TransactionManager_Renaming_ROBAllocation --> FIFO1_write -TransactionManager_Renaming_ROBAllocation --> FIFO13_write -TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 -TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 -TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit <--> InternalInterruptController_mret TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> FetchUnit_Fetch_Stage2 TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2 TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> Semaphore_release @@ -1607,32 +1611,56 @@ TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 <--> HwCounter5__incr TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --> TaggedCounter__incr TransactionManager_Fetch_Stage2_Fetch_Stage2_cond0 --> Serializer_write +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond1 <--> ICache_flush +TransactionManager_ROBAllocation_Renaming <--> ROBAllocation_ROBAllocation +Connect_read --> TransactionManager_ROBAllocation_Renaming +TransactionManager_ROBAllocation_Renaming --> ReorderBuffer_put +TransactionManager_ROBAllocation_Renaming <--> FIFOLatencyMeasurer1__start +TransactionManager_ROBAllocation_Renaming --> FIFO1_write +TransactionManager_ROBAllocation_Renaming --> FIFO13_write +TransactionManager_ROBAllocation_Renaming <--> Renaming_Renaming +FIFO12_read --> TransactionManager_ROBAllocation_Renaming +TransactionManager_ROBAllocation_Renaming --> Connect_write +TransactionManager_issue_cond0_LSUDummy <--> LSURequester_issue_cond0 +TransactionManager_issue_cond0_LSUDummy --> WishboneMasterAdapter1_request_write +TransactionManager_issue_cond0_LSUDummy --> Serializer1_serialize_in1 +TransactionManager_accept_cond0_accept_cond0_ConnectTrans <--> LSURequester_accept_cond0 +WishboneMasterAdapter1_get_write_response --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +Serializer1_serialize_out1 --> TransactionManager_accept_cond0_accept_cond0_ConnectTrans +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 +TransactionManager_PrivilegedFuncUnit_PrivilegedFuncUnit_cond0 <--> InternalInterruptController_mret +TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2_cond1 +TransactionManager_issue_cond2_LSUDummy <--> LSURequester_issue_cond2 +TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond2 +TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement_cond1 +TransactionManager_Retirement_cond1_Retirement <--> Retirement_Retirement +TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement +TransactionManager_Retirement_cond1_Retirement <--> FIFOLatencyMeasurer2__start +TransactionManager_Retirement_Retirement_cond0 <--> FIFOLatencyMeasurer2__start +TransactionManager_Retirement_cond1_Retirement --> FIFO15_write +TransactionManager_Retirement_Retirement_cond0 --> FIFO15_write +InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_cond1_Retirement +InternalInterruptController_interrupt_cause --> TransactionManager_Retirement_Retirement_cond0 +TransactionManager_Retirement_cond1_Retirement --> CSRRegister6_write +TransactionManager_Retirement_Retirement_cond0 --> CSRRegister6_write +TransactionManager_Retirement_cond1_Retirement --> CSRRegister7_write +TransactionManager_Retirement_Retirement_cond0 --> CSRRegister7_write +TransactionManager_Retirement_cond1_Retirement --> CSRRegister8_write +TransactionManager_Retirement_Retirement_cond0 --> CSRRegister8_write +TransactionManager_Retirement_cond1_Retirement <--> InternalInterruptController_entry +TransactionManager_Retirement_Retirement_cond0 <--> InternalInterruptController_entry TransactionManager_accept_cond1_ConnectTrans <--> LSUDummy_accept_cond1 FIFO9_read --> TransactionManager_accept_cond1_ConnectTrans FIFO11_read --> TransactionManager_accept_cond1_ConnectTrans -TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit <--> PrivilegedFuncUnit_PrivilegedFuncUnit_cond3 -TransactionManager_Retirement_cond0_Retirement <--> Retirement_Retirement_cond0 -TransactionManager_Retirement_cond0_Retirement --> RRAT_commit -TransactionManager_Retirement_cond0_Retirement <--> DoubleCounterCSR2_increment -CSRRegister23_read --> TransactionManager_Retirement_cond0_Retirement -TransactionManager_Retirement_cond0_Retirement --> CSRRegister23_write -CSRRegister24_read --> TransactionManager_Retirement_cond0_Retirement -TransactionManager_Retirement_cond0_Retirement --> CSRRegister24_write -TransactionManager_Retirement_cond0_Retirement <--> HwCounter9__incr -TransactionManager_Fetch_Stage2_Fetch_Stage2_cond1 <--> FetchUnit_Fetch_Stage2_cond1 -TransactionManager_LSUDummy_issue_cond0 <--> LSURequester_issue_cond0 -TransactionManager_LSUDummy_issue_cond0 --> WishboneMasterAdapter1_request_write -TransactionManager_LSUDummy_issue_cond0 --> Serializer1_serialize_in1 -TransactionManager_LSUDummy_issue_cond0 --> BasicFifo1_write -TransactionManager_LSUDummy_issue_cond1 --> BasicFifo1_write -TransactionManager_LSUDummy_issue_cond0 --> WishboneMaster1_request -TransactionManager_LSUDummy_issue_cond1 --> WishboneMaster1_request -TransactionManager_accept_cond1_accept_cond0_ConnectTrans <--> LSURequester_accept_cond1 -WishboneMasterAdapter1_get_read_response --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -Serializer1_serialize_out0 --> TransactionManager_accept_cond1_accept_cond0_ConnectTrans -TransactionManager_LSUDummy_issue_cond1 <--> LSURequester_issue_cond1 -TransactionManager_LSUDummy_issue_cond1 --> WishboneMasterAdapter1_request_read -TransactionManager_LSUDummy_issue_cond1 --> Serializer1_serialize_in0 +TransactionManager_Retirement_Retirement_cond0 <--> Retirement_Retirement_cond0 +TransactionManager_Retirement_Retirement_cond0 --> RRAT_commit +TransactionManager_Retirement_Retirement_cond0 <--> DoubleCounterCSR2_increment +CSRRegister24_read --> TransactionManager_Retirement_Retirement_cond0 +TransactionManager_Retirement_Retirement_cond0 --> CSRRegister24_write +CSRRegister25_read --> TransactionManager_Retirement_Retirement_cond0 +TransactionManager_Retirement_Retirement_cond0 --> CSRRegister25_write +TransactionManager_Retirement_Retirement_cond0 <--> HwCounter9__incr @@ -1643,7 +1671,7 @@

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/components/icache.html b/components/icache.html index 12cdb7029..980dadc7a 100644 --- a/components/icache.html +++ b/components/icache.html @@ -130,7 +130,7 @@

Address mapping example

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.arch.html b/coreblocks.arch.html index 6c705611d..67f54df59 100644 --- a/coreblocks.arch.html +++ b/coreblocks.arch.html @@ -3922,7 +3922,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.backend.html b/coreblocks.backend.html index c765cda1c..417ac392b 100644 --- a/coreblocks.backend.html +++ b/coreblocks.backend.html @@ -164,7 +164,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.cache.html b/coreblocks.cache.html index 7b57acd45..c8396b59f 100644 --- a/coreblocks.cache.html +++ b/coreblocks.cache.html @@ -240,7 +240,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.core_structs.html b/coreblocks.core_structs.html index 2c4a4de34..73c3008aa 100644 --- a/coreblocks.core_structs.html +++ b/coreblocks.core_structs.html @@ -156,7 +156,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.frontend.decoder.html b/coreblocks.frontend.decoder.html index b3227f395..8203ee148 100644 --- a/coreblocks.frontend.decoder.html +++ b/coreblocks.frontend.decoder.html @@ -312,7 +312,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.frontend.fetch.html b/coreblocks.frontend.fetch.html index 16beffd53..8da12c38f 100644 --- a/coreblocks.frontend.fetch.html +++ b/coreblocks.frontend.fetch.html @@ -209,7 +209,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.frontend.html b/coreblocks.frontend.html index 1348fa00e..6789f6b2a 100644 --- a/coreblocks.frontend.html +++ b/coreblocks.frontend.html @@ -186,7 +186,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.fu.fpu.html b/coreblocks.func_blocks.fu.fpu.html index 5a97433c2..a6567dcf0 100644 --- a/coreblocks.func_blocks.fu.fpu.html +++ b/coreblocks.func_blocks.fu.fpu.html @@ -302,7 +302,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.fu.html b/coreblocks.func_blocks.fu.html index cf9335208..334ee2e60 100644 --- a/coreblocks.func_blocks.fu.html +++ b/coreblocks.func_blocks.fu.html @@ -893,7 +893,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.fu.lsu.html b/coreblocks.func_blocks.fu.lsu.html index 361fc09c5..71bc53e59 100644 --- a/coreblocks.func_blocks.fu.lsu.html +++ b/coreblocks.func_blocks.fu.lsu.html @@ -289,7 +289,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.fu.unsigned_multiplication.html b/coreblocks.func_blocks.fu.unsigned_multiplication.html index 722ee3243..54cafb054 100644 --- a/coreblocks.func_blocks.fu.unsigned_multiplication.html +++ b/coreblocks.func_blocks.fu.unsigned_multiplication.html @@ -259,7 +259,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.html b/coreblocks.func_blocks.html index 22e5805b6..b7e45094e 100644 --- a/coreblocks.func_blocks.html +++ b/coreblocks.func_blocks.html @@ -157,7 +157,7 @@

Subpackages

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.func_blocks.interface.html b/coreblocks.func_blocks.interface.html index 2fa1bbf56..c7b556d86 100644 --- a/coreblocks.func_blocks.interface.html +++ b/coreblocks.func_blocks.interface.html @@ -163,7 +163,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.html b/coreblocks.html index 9d3aecd10..462c1840e 100644 --- a/coreblocks.html +++ b/coreblocks.html @@ -272,7 +272,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.params.html b/coreblocks.params.html index ed1deecf5..e52f9aed2 100644 --- a/coreblocks.params.html +++ b/coreblocks.params.html @@ -831,7 +831,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.peripherals.html b/coreblocks.peripherals.html index 261f1a9f5..c47dbe224 100644 --- a/coreblocks.peripherals.html +++ b/coreblocks.peripherals.html @@ -745,7 +745,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.priv.csr.html b/coreblocks.priv.csr.html index 2b8371162..a0ac86d19 100644 --- a/coreblocks.priv.csr.html +++ b/coreblocks.priv.csr.html @@ -305,7 +305,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.priv.html b/coreblocks.priv.html index 9b8afe97f..3a6ab4f40 100644 --- a/coreblocks.priv.html +++ b/coreblocks.priv.html @@ -123,7 +123,7 @@

Subpackages

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.priv.traps.html b/coreblocks.priv.traps.html index 1568a5295..26b01f801 100644 --- a/coreblocks.priv.traps.html +++ b/coreblocks.priv.traps.html @@ -204,7 +204,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/coreblocks.scheduler.html b/coreblocks.scheduler.html index 98ec77617..0b81614fd 100644 --- a/coreblocks.scheduler.html +++ b/coreblocks.scheduler.html @@ -188,7 +188,7 @@

Submodules

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/current-graph.html b/current-graph.html index 2d61a0b42..d0cc248bb 100644 --- a/current-graph.html +++ b/current-graph.html @@ -90,29 +90,29 @@

Full transaction-method graph

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/development-environment.html b/development-environment.html index 346545a01..e347e1d3a 100644 --- a/development-environment.html +++ b/development-environment.html @@ -208,7 +208,7 @@

tprof.py

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/genindex.html b/genindex.html index 59909b863..ffc482c5d 100644 --- a/genindex.html +++ b/genindex.html @@ -3418,7 +3418,7 @@

Z

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/home.html b/home.html index 0e2abeb9c..d9d74d8eb 100644 --- a/home.html +++ b/home.html @@ -128,7 +128,7 @@

Documentation

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/index.html b/index.html index 983f9d6cb..6c7c3fd3c 100644 --- a/index.html +++ b/index.html @@ -202,7 +202,7 @@

Coreblocks

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/miscellany/exceptions-summary.html b/miscellany/exceptions-summary.html index 1fdf5b67d..645bf972d 100644 --- a/miscellany/exceptions-summary.html +++ b/miscellany/exceptions-summary.html @@ -270,7 +270,7 @@

Summary

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/modules-coreblocks.html b/modules-coreblocks.html index 469746326..e2d51efd6 100644 --- a/modules-coreblocks.html +++ b/modules-coreblocks.html @@ -178,7 +178,7 @@

coreblocks

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/problem-checklist.html b/problem-checklist.html index 787a7d213..301fef3ec 100644 --- a/problem-checklist.html +++ b/problem-checklist.html @@ -104,7 +104,7 @@

Problem checklist

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/py-modindex.html b/py-modindex.html index 562947ae9..688a4814d 100644 --- a/py-modindex.html +++ b/py-modindex.html @@ -492,7 +492,7 @@

Python Module Index

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/scheduler/overview.html b/scheduler/overview.html index eca7f3963..df287c7c7 100644 --- a/scheduler/overview.html +++ b/scheduler/overview.html @@ -145,7 +145,7 @@

More detailed description of each block

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/search.html b/search.html index 5151c90a7..e8c2aac61 100644 --- a/search.html +++ b/search.html @@ -100,7 +100,7 @@

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/shared-structs/implementation/rs-impl.html b/shared-structs/implementation/rs-impl.html index c734c1c75..b23329a6d 100644 --- a/shared-structs/implementation/rs-impl.html +++ b/shared-structs/implementation/rs-impl.html @@ -251,7 +251,7 @@

Read and clean row

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/shared-structs/rs.html b/shared-structs/rs.html index 9d336b674..1076570be 100644 --- a/shared-structs/rs.html +++ b/shared-structs/rs.html @@ -221,7 +221,7 @@

External interface signals

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.

diff --git a/synthesis/synthesis.html b/synthesis/synthesis.html index 2d9b18ef0..af3ae6832 100644 --- a/synthesis/synthesis.html +++ b/synthesis/synthesis.html @@ -265,7 +265,7 @@

Regression tests manual execution

© Copyright Kuźnia Rdzeni, 2024. - Last updated on 15:14 2024-11-25. + Last updated on 13:51 2024-11-26.