Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Miss Rate > 100% in allcache output #1

Open
sarabjeetsingh007 opened this issue Apr 9, 2018 · 0 comments
Open

Miss Rate > 100% in allcache output #1

sarabjeetsingh007 opened this issue Apr 9, 2018 · 0 comments

Comments

@sarabjeetsingh007
Copy link

I am using allcache, ISA-portable PIN tool for functional simulation of instruction+data TLB+cache hierarchies, which is giving me cache miss rates more than 100%? How is that possible?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@sarabjeetsingh007