-
Notifications
You must be signed in to change notification settings - Fork 1
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Balanced gray codes #1
Labels
help wanted
Extra attention is needed
Comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
There are methods to produce balanced gray codes: gray codes where the transitions of each bit are evenly distributed across the mapping.
Wikipedia entry describes it better in more concrete mathematical terms.
One algorithm I thought of:
I read some papers about it, but I don't have an algorithm that would be simple enough to implement in SystemVerilog.
The text was updated successfully, but these errors were encountered: