This repisitory contains Verilog description for IEEE-754 single precision arithmetic addition and multiplication operations on complex numbers. The addition operation takes 1 clock cycle to give the results. The multiplication operation, however, has 4-stage pipelined structure.
-
Notifications
You must be signed in to change notification settings - Fork 0
h-kaushik/single-precision-complex-arithmetic
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Self-project on describing hardware for complex addition and multiplication based on IEEE-754 single precision arithmetic.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published