Skip to content

Latest commit

 

History

History
501 lines (383 loc) · 27.1 KB

index.md

File metadata and controls

501 lines (383 loc) · 27.1 KB

Class index


Coreplex


BaseCoreplex

BareCoreplex abstract class BareCoreplexModule abstract class

BaseCoreplex abstract class BaseCoreplexModule abstract class

Configs

BaseCoreplexConfig class

InterruptBus

InterruptBusWrapper class HasInterruptBus trait HasExtInterrupts abstract trait HasAsyncExtInterrupts trait HasSyncExtInterrupts trait HasExtInterruptsBundle trait HasExtInterruptsModuleImp trait

MemoryBus

BroadcastParams case class BankedL2Params case class

MemoryBusParams case class MemoryBus class HasMemoryBus trait

PeripheryBus

PeripheryBusParams case class PeripheryBus class HasPeripheryBus trait

Ports

MasterPortParams case class

HasMasterAXI4MemPort trait HasMasterAXI4MemPortBundle trait HasMasterAXI4MemPortModuleImp trait

HasMasterAXI4MMIOPort trait HasMasterAXI4MMIOPortBundle trait HasMasterAXI4MMIOPortModuleImp trait

HasSlaveAXI4Port trait HasSlaveAXI4PortBundle trait HasSlaveAXI4PortModuleImp trait

HasMasterTLMMIOPort trait HasMasterTLMMIOPortBundle trait HasMasterTLMMIOPortModuleImp trait

HasSlaveTLPort trait HasSlaveTLPortBundle trait HasSlaveTLPortModuleImp trait

SimAXIMem class

ResetVector

HasResetVectorWire trait

RocketCoreplex

HasRocketTiles trait HasRocketTilesBundle trait HasRocketTilesModuleImp trait ClockedRocketTileInputs class

RocketCoreplex class RocketCoreplexModule class

RTC

HasRTCModuleImp trait

SystemBus

SystemBusParams case class SystemBus class HasSystemBus trait

chip


Configs

BasePlatformConfig class

Devices


TileLink

Plic

LevelGateway class PLICConsts object PLICParams case class TLPLIC class HasPeripheryPLIC trait

Diplomacy


AddressDecoder

AddressDecoder object

DeviceTree

DTS object

LazyModule

LazyModule abstract class, object LazyModuleImpLike trait LazyModuleImp abstract class LazyMultiIOModuleImp abstract class LazyRawModuleImp abstract class

Nodes

NodeHandle case class NodeImp abstract class InwardNode trait InwardNodeHandle trait InwardNodeImp trait OutwardNode trait OutwardNodeHandletrait OutwardNodeImp trait

NodeBinding trait BIND_ONCE case object BIND_QUERY case object BIND_STAR case object

BaseNode abstract class MixedNode abstract class

MixedAdapterNode class AdapterNode class

MixedNexusNode class NexusNode class

SplitterArg case class MixedSplitterNodeclass SplitterNode class

IdentityNode class InputNode class OutputNode class SinkNode class SourceNode class BlindOutputNode class BlindInputNode class InternalOutputNode class InternalInputNode class

Parameters

AddressRange case class, object AddressSet case class, object BufferParams case class, object IdRange case class RegionType object TransferSizes case class

Resources

Binding case class BindingScope trait , object Description case class Device abstract class DeviceInterrupts trait DeviceRegName trait

MemoryDevice class SimpleBus class SimpleDevice class

Resource case class ResourcePermissionscase calss ResourceAddress final case class ResourceInt final case class ResourceMapping final case class ResourceMap final case class ResourceReference final case class ResourceString final case class

ResourceBinding object ResourceBindings case class

Regmapper


RegField

RegReadFn case class, object RegWriteFn case class, object RegField case class, object HasRegMap trait

RegisterCrossing

BusyRegisterCrossing class RegisterWriteCrossing class

RegMapper

RegMapperParams case class RegMapperInput class RegMapperOutput class RegMapper object

Rocket


ALU

ALU class

BTB

BHT class BTB class RAS class

Breakpoint

BPControl class BreakpointUnit class

HellaCacheArbiter

HellaCacheArbiter class

HellaCache

DCacheParams case class HasHellaCache trait HasHellaCacheBundle trait HasHellaCacheModule trait HellaCache class , object HellaCacheBundle class HellaCacheIO class HellaCacheModule class L1Metadata class

IBuf

IBuf class Instruction class

RVC

ExpandedInstruction class RVCExpander class

Tile


BaseTile

BareTile abstract class BareTileBundle abstract class BareTileModule abstract class

BaseTile abstract class BaseTileBundle class BaseTileModule class

HasExternallyDrivenTileConstants trait HasTileLinkMasterPort trait HasTileLinkMasterPortBundle trait HasTileLinkMasterPortModule trait

Core

CoreParams trait HasCoreParameters trait HasCoreIO trait

CoreModule abstract class CoreBundle abstract class

Interrupts

TileInterrupts class HasExternalInterrupts trait HasExternalInterruptsModule trait

RocketTile

RocketTileParams case class RocketTile class RocketTileBundle class RocketTileWrapper abstract class

SyncRocketTile class AsyncRocketTile class RationalRocketTile class

Tilelink


Arbiters

TLArbiter object

Buffer

TLBuffer class , object

Bundles

TLMessages object TLAtomics object TLHints object TLPermissions object

TLBundleA final class TLBundleB final class TLBundleC final class TLBundleD final class TLBundleE final class TLBundle class , object

TLBundleSnoop class , object TLAsyncBundle class TLRationalBundle class

Bus

TLBusParams trait TLBusWrapper abstract class

Edges

TLEdge class TLEdgeIn class TLEdgeOut class

FIFOFixer

TLFIFOFixer class , object

IntNodes

IntRange case class, object

IntSinkParameters case class IntSinkPortParameters case class IntSinkPortSimple object

IntSourceParameters case class IntSourcePortParameters case class IntSourcePortSimple object

IntIdentityNode case class IntSourceNode case class IntSinkNode case class IntNexusNode case class IntOutputNode case class IntInputNode case class IntBlindOutputNode case class IntBlindInputNode case class IntInternalOutputNode case class IntInternalInputNode case class

IntXbar class IntXing class

Nodes

TLImp object TLAdapterNode case class TLBlindInputNode case class TLBlindOutputNode case class TLClientNode case class, object TLInputNode case class TLIdentityNode case class TLInternalInputNode case class TLInternalOutputNode case class TLManagerNode case class, object TLNexusNode case class TLOutputNode case class

TLAsyncImp object TLAsyncIdentityNode object TLAsyncInputNode object TLAsyncOutputNode object TLAsyncSinkNode object TLAsyncSourceNode object

TLRationalImp object TLRationalIdentityNode object TLRationalInputNode object TLRationalOutputNode object TLRationalSinkNode object TLRationalSourceNode object

Parameters

TLManagerParameters case class TLManagerPortParameters case class

TLClientParameters case class TLClientPortParameters case class

TLBundleParameters case class, object TLEdgeParameters case class

TLAsyncManagerPortParameters case class TLAsyncClientPortParameters case class TLAsyncBundleParameters case class, object TLAsyncEdgeParameters case class

TLRationalManagerPortParameters case class TLRationalClientPortParameters case class TLRationalEdgeParameters case class

ManagerUnification object

RegisterRouter

TLRegisterNode class , object TLRegisterRouterBase abstract class TLRegBundleArg case class TLRegBundleBase class TLRegBundle class TLRegModule class TLRegisterRouter class

Splitter

TLSplitter class

Xbar

TLXbar class , object

util


AsyncBundle

AsyncBundle final class FromAsyncBundle object ToAsyncBundle object

AsyncQueue

AsyncQueue class AsyncQueueSink class AsyncQueueSource class AsyncValidSync class GrayCounter object UIntSyncChain object

Arbiters

HellaCountingArbiter class HellaPeekingArbiter class

BackBoxRegs

AsyncResetReg class , object AsyncResetRegVec class

ClockDivider

ClockDivider2 class Pow2ClockDivider class

Counters

TwoWayCounter object WideCounter case class

Crossing

Crossing abstract class CrossingIO class

GeneratorUtils

ElaborationArtefacts object GeneratorApp trait ParsedInputNames case class




Last updated: 26/09/2017
CC BY-NC-SA 4.0, © (2017) Wei Song
Apache 2.0, © (2016-2017) SiFive, Inc
BSD, © (2012-2014, 2016) The Regents of the University of California (Regents)