Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Running Pigasus on a Xilinx FPGA #21

Open
amanshreshtha opened this issue Oct 31, 2022 · 0 comments
Open

Running Pigasus on a Xilinx FPGA #21

amanshreshtha opened this issue Oct 31, 2022 · 0 comments

Comments

@amanshreshtha
Copy link

amanshreshtha commented Oct 31, 2022

Hi,

I have a Xilinx Alveo U280 FPGA board. I am trying to synthesize the Pigasus code for the U280 board. Where all will the changes have to be made in order to do so? From what I could figure out, the code in the hardware/rtl_sim/src folder is hardware agnostic. But, in run_ipgen.sh, we specify the exact FPGA board (as Intel Stratix) to be used. How can I port the tcl script (ip_gen.tcl) from Intel Stratix FPGA to a Xilinx U280 FPGA ?

Thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant