Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

HCL LeNet5 example: synthesis error (over-consuming RAM18) #438

Open
hecmay opened this issue Feb 7, 2022 · 0 comments
Open

HCL LeNet5 example: synthesis error (over-consuming RAM18) #438

hecmay opened this issue Feb 7, 2022 · 0 comments

Comments

@hecmay
Copy link
Collaborator

hecmay commented Feb 7, 2022

The HLS code generated for LetNet5 example can pass HLS, but it failed block-level synthesis in vpl with AWS F1 VU9P FPGA target. Here is the error message (not enough RAM18)

===>The following messages were generated while  Compiling (synthesis checkpoint) kernel/IP: cl_default_function_1_0 Log file: /heterocl/samples/lenet/aws/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/link/vivado/vpl/prj/prj.runs/cl_default_function_1_0_synth_1/runme.log  :
ERROR: [VPL 8-5834] Design needs 114204 RAMB18 which is more than device capacity of 4320ERROR: [VPL 17-69] Command failed: Vivado Synthesis failedERROR: [VPL 60-773] In '/heterocl/samples/lenet/aws/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/link/vivado/vpl/runme.log', caught Tcl error:  One or more synthesis runs failed during dynamic region dcp generation 
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, One or more synthesis runs failed during dynamic region dcp generation
ERROR: [VPL 60-704] Integration error, run 'my_rm_synth_1' couldn't start because one or more of the prerequisite runs failed
ERROR: [VPL 60-704] Integration error, run 'cl_default_function_1_0_synth_1' failed, please look at the run log file '/heterocl/samples/lenet/aws/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/link/vivado/vpl/prj/prj.runs/cl_default_function_1_0_synth_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [16:45:33] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:33 ; elapsed = 00:44:48 . Memory (MB): peak = 1682.480 ; gain = 0.000 ; free physical = 22426 ; free virtual = 208647
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_2/kernel.xclbin] Error 1

I am using the HLS code in the master repo: https://github.com/cornell-zhang/heterocl/blob/master/samples/lenet/vhls_code.cl. The HLS code seems to be directly generated from the HCL code, which is unoptimized.

I will insert and primitives into HCL code and try that again with AWS F1 target. Just opening this issue for bookkeeping purpose.

@hecmay hecmay changed the title HCL LeNet5 example: synthesis error HCL LeNet5 example: synthesis error (over-consuming RAM18) Feb 7, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant