Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Many warnings generated when compiling and simulating code at tip of main #1

Open
calebofearth opened this issue Oct 28, 2024 · 1 comment

Comments

@calebofearth
Copy link
Collaborator

calebofearth commented Oct 28, 2024

Using an issue to track fixes discussed offline.

VCS generates many warnings when compiling:

  • PCWM-W Port connection width mismatch.
    • This includes wstrb signal in axi_adapter, ibi_queue_wdata_o in controller_active.sv, and host_enable_i in i2c_controller_fsm.sv, among others.
  • IWNF Implicit wire has no fanin
    • ibi_queue_wready_i in controller.sv
    • send_tti_tx_desc_ready in recovery_handler.sv

Runtime warnings are generated for several unique case statements missing a matching condition, in recovery_executor.sv

@kgugala
Copy link
Member

kgugala commented Oct 29, 2024

those will be adressed in https://github.com/chipsalliance/i3c-core/tree/lint-fixes (and merged into main). Some warnings are already addressed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants