Skip to content

Actions: chipsalliance/caliptra-sw

Actions

FPGA Build

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
fpga.yml
2,950 workflow runs
2,950 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Updating frozen CI ROM 1.1.0 to 1.1.1 FPGA Build #3369: Pull request #1889 synchronize by nquarton
January 13, 2025 17:26 23m 43s nquarton:update_frozen_1.1_rom
nquarton:update_frozen_1.1_rom
January 13, 2025 17:26 23m 43s
Updating frozen CI ROM 1.1.0 to 1.1.1 FPGA Build #3368: Pull request #1889 opened by nquarton
January 13, 2025 17:13 20m 30s nquarton:update_frozen_1.1_rom
nquarton:update_frozen_1.1_rom
January 13, 2025 17:13 20m 30s
Changing hw/latest to track patch_v1.1 branch in RTL repo FPGA Build #3367: Pull request #1811 synchronize by nquarton
January 13, 2025 16:21 20m 31s nquarton:hw-latest_track_1_1_branch
nquarton:hw-latest_track_1_1_branch
January 13, 2025 16:21 20m 31s
Update image-builder to output a hashes file. FPGA Build #3366: Pull request #1884 synchronize by zhalvorsen
January 11, 2025 01:03 20m 17s zhalvorsen-hashes
zhalvorsen-hashes
January 11, 2025 01:03 20m 17s
Self Signed FMC Alias Csr FPGA Build #3365: Pull request #1863 synchronize by rusty1968
January 10, 2025 22:51 20m 16s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 10, 2025 22:51 20m 16s
Self Signed FMC Alias Csr FPGA Build #3364: Pull request #1863 synchronize by rusty1968
January 10, 2025 22:09 20m 30s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 10, 2025 22:09 20m 30s
Self Signed FMC Alias Csr FPGA Build #3363: Pull request #1863 synchronize by rusty1968
January 10, 2025 20:48 22m 5s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 10, 2025 20:48 22m 5s
SignWithExported Command FPGA Build #3362: Pull request #1887 opened by clundin25
January 10, 2025 19:01 5m 24s clundin25:export-di
clundin25:export-di
January 10, 2025 19:01 5m 24s
Use a chunk iterator instead of a while loop FPGA Build #3361: Commit 9a26b8b pushed by jhand2
January 10, 2025 03:06 21m 29s main
main
January 10, 2025 03:06 21m 29s
Use a chunk iterator instead of a while loop FPGA Build #3360: Pull request #1886 synchronize by clundin25
January 10, 2025 00:44 34m 51s clundin25:rand_bytes_chunks
clundin25:rand_bytes_chunks
January 10, 2025 00:44 34m 51s
Use a chunk iterator instead of a while loop FPGA Build #3359: Pull request #1886 opened by clundin25
January 10, 2025 00:42 20m 23s clundin25:rand_bytes_chunks
clundin25:rand_bytes_chunks
January 10, 2025 00:42 20m 23s
Update image-builder to output a hashes file. FPGA Build #3358: Pull request #1884 opened by zhalvorsen
January 9, 2025 21:01 34m 31s zhalvorsen-hashes
zhalvorsen-hashes
January 9, 2025 21:01 34m 31s
Support populating SVNs in image builder FPGA Build #3357: Commit 9ea287b pushed by jhand2
January 9, 2025 20:59 20m 2s main
main
January 9, 2025 20:59 20m 2s
Support populating SVNs in image builder FPGA Build #3356: Pull request #1882 synchronize by jhand2
January 9, 2025 19:12 1h 46m 43s jhand2:svn-builder
jhand2:svn-builder
January 9, 2025 19:12 1h 46m 43s
Support populating SVNs in image builder FPGA Build #3355: Pull request #1882 synchronize by jhand2
January 9, 2025 18:58 1h 43m 50s jhand2:svn-builder
jhand2:svn-builder
January 9, 2025 18:58 1h 43m 50s
Support populating SVNs in image builder FPGA Build #3354: Pull request #1882 opened by jhand2
January 9, 2025 18:54 1h 31m 17s jhand2:svn-builder
jhand2:svn-builder
January 9, 2025 18:54 1h 31m 17s
Test max WD timeout. FPGA Build #3353: Pull request #1881 opened by clundin25
January 8, 2025 01:12 23m 21s clundin25:wdt-max-val
clundin25:wdt-max-val
January 8, 2025 01:12 23m 21s
Self Signed FMC Alias Csr FPGA Build #3352: Pull request #1863 synchronize by rusty1968
January 6, 2025 20:01 21m 3s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 6, 2025 20:01 21m 3s
ci-tools: refactors size FPGA Build #3351: Pull request #871 synchronize by leongross
January 6, 2025 11:15 19m 57s leongross:rt/codesize
leongross:rt/codesize
January 6, 2025 11:15 19m 57s
Remove reference to main branch in nightly release FPGA Build #3350: Pull request #1876 opened by nquarton
January 3, 2025 18:25 2h 18m 58s nquarton:caliptra-1.1_release_remove_main_reference
nquarton:caliptra-1.1_release_remove_main_reference
January 3, 2025 18:25 2h 18m 58s
[doc] Updating ROM README for idevid cert attribute fuse (#1871) FPGA Build #3349: Commit 8730762 pushed by mhatrevi
January 3, 2025 17:43 2h 45m 38s main
main
January 3, 2025 17:43 2h 45m 38s
[doc] Updating ROM README for idevid cert attribute fuse FPGA Build #3348: Pull request #1871 opened by mhatrevi
January 2, 2025 19:42 1h 53m 6s vmhatre/ROM-README-Update
vmhatre/ROM-README-Update
January 2, 2025 19:42 1h 53m 6s
Self Signed FMC Alias Csr FPGA Build #3347: Pull request #1863 synchronize by rusty1968
January 2, 2025 12:20 43m 56s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 2, 2025 12:20 43m 56s
Self Signed FMC Alias Csr FPGA Build #3346: Pull request #1863 synchronize by rusty1968
January 2, 2025 12:12 8h 49m 3s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 2, 2025 12:12 8h 49m 3s
Self Signed FMC Alias Csr FPGA Build #3345: Pull request #1863 synchronize by rusty1968
January 2, 2025 11:49 8h 54m 32s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 2, 2025 11:49 8h 54m 32s