-
Notifications
You must be signed in to change notification settings - Fork 0
/
hub_conn.sch
146 lines (146 loc) · 2.87 KB
/
hub_conn.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:switches
LIBS:relays
LIBS:motors
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:74cbtlv3245
LIBS:abb
LIBS:tca9546a
LIBS:flexibleaudiohub-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Conn_02x08_Odd_Even J2
U 1 1 5AD72B33
P 4050 2800
AR Path="/5AD72A8E/5AD72B33" Ref="J2" Part="1"
AR Path="/5AD7B48D/5AD72B33" Ref="J4" Part="1"
AR Path="/5AD7C84E/5AD72B33" Ref="J6" Part="1"
AR Path="/5AD7C844/5AD72B33" Ref="J5" Part="1"
F 0 "J6" H 4100 3200 50 0000 C CNN
F 1 "Conn_02x08_Odd_Even" H 4100 2300 50 0000 C CNN
F 2 "Pin_Headers:Pin_Header_Straight_2x08_Pitch2.54mm" H 4050 2800 50 0001 C CNN
F 3 "" H 4050 2800 50 0001 C CNN
1 4050 2800
1 0 0 -1
$EndComp
Text Label 3850 2500 2 60 ~ 0
+12v
Text Label 3850 2600 2 60 ~ 0
I2S_in
Text Label 3850 2700 2 60 ~ 0
I2S_out
Text Notes 1500 2250 0 60 ~ 0
FreeDSP swaps in/out for master (DSP) and slave (expansion) boards.\n\nSo, lets copy their scheme for now...\n\nThis is the MASTER (hub) connector.
Text Label 3850 2800 2 60 ~ 0
Sclk
Text Label 3850 2900 2 60 ~ 0
LRclk
Text Label 3850 3000 2 60 ~ 0
SDA
Text Label 3850 3100 2 60 ~ 0
SCL
Text Label 3850 3200 2 60 ~ 0
Mclk
Wire Wire Line
4350 3200 4850 3200
Wire Wire Line
4350 2500 4850 2500
Connection ~ 4850 3200
Wire Wire Line
4350 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4350 3000 4850 3000
Connection ~ 4850 3000
Wire Wire Line
4350 2900 4850 2900
Connection ~ 4850 2900
Wire Wire Line
4850 2800 4350 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2700 4350 2700
Connection ~ 4850 2700
Wire Wire Line
4350 2600 4850 2600
Connection ~ 4850 2600
Text HLabel 3000 2500 0 60 Input ~ 0
+12v
Wire Wire Line
3850 2500 3000 2500
Text HLabel 3000 2600 0 60 Input ~ 0
I2S_in
Text HLabel 3000 2700 0 60 Output ~ 0
I2S_out
Text HLabel 3000 2800 0 60 BiDi ~ 0
Sclk
Text HLabel 3000 2900 0 60 BiDi ~ 0
LRclk
Text HLabel 3000 3000 0 60 BiDi ~ 0
SDA
Text HLabel 3000 3100 0 60 BiDi ~ 0
SCL
Text HLabel 3000 3200 0 60 BiDi ~ 0
Mclk
Wire Wire Line
3850 2600 3000 2600
Wire Wire Line
3000 2700 3850 2700
Wire Wire Line
3850 2800 3000 2800
Wire Wire Line
3000 2900 3850 2900
Wire Wire Line
3850 3000 3000 3000
Wire Wire Line
3000 3100 3850 3100
Wire Wire Line
3850 3200 3000 3200
Text HLabel 3000 3400 0 60 Input ~ 0
Gnd
Wire Wire Line
4850 3400 3000 3400
Wire Wire Line
4850 2500 4850 3400
$EndSCHEMATC