Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 154 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 154 Bytes
Raw

This repo contains design files for the projects I’ve worked on using the Basys 3 FPGA board. Each directory contains the verilog and constraint files.