pg/tt_pg_3v3_2: Import design files for 3v3 power gate (h=2) #173
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| name: formal | |
| # either manually started, or on a schedule | |
| on: [ push, workflow_dispatch, pull_request ] | |
| jobs: | |
| formal: | |
| # ubuntu | |
| runs-on: ubuntu-latest | |
| steps: | |
| # need the repo checked out | |
| - name: checkout repo | |
| uses: actions/checkout@v3 | |
| # install oss fpga tools for cocotb and iverilog | |
| - name: install oss-cad-suite | |
| uses: YosysHQ/setup-oss-cad-suite@v2 | |
| with: | |
| github-token: ${{ secrets.GITHUB_TOKEN }} | |
| - run: | | |
| yosys --version | |
| - name: python requirements | |
| run: pip3 install -r py/requirements.txt | |
| # formal | |
| - name: formal tristate | |
| run: | | |
| make formal_tristate | |
| - name: formal tristate | |
| run: | | |
| make formal_connectivity |