Skip to content

Actions: SiliconLabsSoftware/tflite-micro

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
340 workflow runs
340 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Run-Hexagon Run-Hexagon #32: Scheduled
January 7, 2025 10:02 3s main
main
January 7, 2025 10:02 3s
Stale Handler Stale Handler #32: Scheduled
January 7, 2025 10:02 13s main
main
January 7, 2025 10:02 13s
Cortex-M on Arm Virtual Hardware Cortex-M on Arm Virtual Hardware #32: Scheduled
January 7, 2025 04:06 2s main
main
January 7, 2025 04:06 2s
Generate Integration Tests Generate Integration Tests #32: Scheduled
January 7, 2025 04:06 4s main
main
January 7, 2025 04:06 4s
Cortex-M Cortex-M #32: Scheduled
January 7, 2025 04:06 4s main
main
January 7, 2025 04:06 4s
Sync from Upstream TF Sync from Upstream TF #31: Scheduled
January 6, 2025 14:03 4s main
main
January 6, 2025 14:03 4s
Run-CI Run-CI #31: Scheduled
January 6, 2025 10:04 4s main
main
January 6, 2025 10:04 4s
RISC-V RISC-V #31: Scheduled
January 6, 2025 10:03 4s main
main
January 6, 2025 10:03 4s
Run-Xtensa Run-Xtensa #31: Scheduled
January 6, 2025 10:02 4s main
main
January 6, 2025 10:02 4s
Run-Hexagon Run-Hexagon #31: Scheduled
January 6, 2025 10:02 3s main
main
January 6, 2025 10:02 3s
Stale Handler Stale Handler #31: Scheduled
January 6, 2025 10:02 11s main
main
January 6, 2025 10:02 11s
Cortex-M on Arm Virtual Hardware Cortex-M on Arm Virtual Hardware #31: Scheduled
January 6, 2025 04:06 2s main
main
January 6, 2025 04:06 2s
Cortex-M Cortex-M #31: Scheduled
January 6, 2025 04:06 3s main
main
January 6, 2025 04:06 3s
Generate Integration Tests Generate Integration Tests #31: Scheduled
January 6, 2025 04:06 4s main
main
January 6, 2025 04:06 4s
Update README.md Post Tests #1: Pull request #1 closed by 4bg0P
January 5, 2025 18:38 4s
January 5, 2025 18:38 4s
Sync from Upstream TF Sync from Upstream TF #30: Scheduled
January 5, 2025 14:02 2s main
main
January 5, 2025 14:02 2s
Binary Size Log PR Binary Size Log PR #5: Scheduled
January 5, 2025 13:06 12s main
main
January 5, 2025 13:06 12s
Run-CI Run-CI #30: Scheduled
January 5, 2025 10:04 3s main
main
January 5, 2025 10:04 3s
RISC-V RISC-V #30: Scheduled
January 5, 2025 10:03 4s main
main
January 5, 2025 10:03 4s
Run-Xtensa Run-Xtensa #30: Scheduled
January 5, 2025 10:02 3s main
main
January 5, 2025 10:02 3s
Stale Handler Stale Handler #30: Scheduled
January 5, 2025 10:02 10s main
main
January 5, 2025 10:02 10s
Run-Hexagon Run-Hexagon #30: Scheduled
January 5, 2025 10:02 3s main
main
January 5, 2025 10:02 3s
Cortex-M on Arm Virtual Hardware Cortex-M on Arm Virtual Hardware #30: Scheduled
January 5, 2025 04:06 2s main
main
January 5, 2025 04:06 2s
Cortex-M Cortex-M #30: Scheduled
January 5, 2025 04:06 2s main
main
January 5, 2025 04:06 2s
Generate Integration Tests Generate Integration Tests #30: Scheduled
January 5, 2025 04:06 4s main
main
January 5, 2025 04:06 4s