Skip to content

Actions: OpenXiangShan/riscv-isa-sim

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
102 workflow runs
102 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #71: Commit 4a9d068 pushed by huxuan0307
November 4, 2024 09:25 5m 22s difftest
difftest
November 4, 2024 09:25 5m 22s
fix(sc): mcontrol6 addr trigger still match and fire for failed sc. CI for difftest #70: Commit 74f254c pushed by huxuan0307
October 31, 2024 07:04 5m 42s difftest
difftest
October 31, 2024 07:04 5m 42s
fix(sc): mcontrol6 addr trigger still match and fire for failed sc. CI for difftest #69: Pull request #52 opened by NewPaulWalker
October 29, 2024 10:00 5m 19s NewPaulWalker:fix-sc
NewPaulWalker:fix-sc
October 29, 2024 10:00 5m 19s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #68: Pull request #50 synchronize by sinceforYy
October 29, 2024 08:45 5m 45s sinceforYy:fix-mip
sinceforYy:fix-mip
October 29, 2024 08:45 5m 45s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #67: Pull request #50 synchronize by sinceforYy
October 29, 2024 08:43 5m 29s sinceforYy:fix-mip
sinceforYy:fix-mip
October 29, 2024 08:43 5m 29s
fix(icount): place the read before the return of the detect_icount_ma… CI for difftest #66: Commit c0b18d3 pushed by huxuan0307
October 28, 2024 10:33 5m 28s difftest
difftest
October 28, 2024 10:33 5m 28s
fix(tdata1): CPU_XIANGSHAN do not implement hit bit in tdata1. CI for difftest #65: Commit 54bc809 pushed by huxuan0307
October 28, 2024 10:31 5m 54s difftest
difftest
October 28, 2024 10:31 5m 54s
fix(Makefile): Increase maxdepth for finding .h files. CI for difftest #64: Commit 72d4428 pushed by huxuan0307
October 28, 2024 10:31 5m 19s difftest
difftest
October 28, 2024 10:31 5m 19s
fix(rva, trigger): For rva instr, raise BP from trigger prior to misa… CI for difftest #63: Commit 1cb318f pushed by huxuan0307
October 28, 2024 10:28 5m 33s difftest
difftest
October 28, 2024 10:28 5m 33s
fix(icount): place the read before the return of the caller. CI for difftest #62: Pull request #51 opened by NewPaulWalker
October 28, 2024 10:16 5m 24s NewPaulWalker:trigger-pro
NewPaulWalker:trigger-pro
October 28, 2024 10:16 5m 24s
fix(mip): update mip.mtip when mtime > mtimecmp in CPU_XIANGSHAN CI for difftest #61: Pull request #50 opened by sinceforYy
October 28, 2024 09:59 5m 25s sinceforYy:fix-mip
sinceforYy:fix-mip
October 28, 2024 09:59 5m 25s
fix(tdata1): CPU_XIANGSHAN do not implement hit bit in tdata1. CI for difftest #60: Pull request #49 opened by NewPaulWalker
October 28, 2024 09:51 5m 23s NewPaulWalker:fix-hit
NewPaulWalker:fix-hit
October 28, 2024 09:51 5m 23s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #59: Pull request #47 synchronize by NewPaulWalker
October 28, 2024 09:35 5m 43s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 28, 2024 09:35 5m 43s
fix(Makefile): Increase maxdepth for finding .h files. CI for difftest #58: Pull request #48 opened by NewPaulWalker
October 28, 2024 09:26 5m 27s NewPaulWalker:fix-makefile
NewPaulWalker:fix-makefile
October 28, 2024 09:26 5m 27s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #57: Pull request #47 synchronize by NewPaulWalker
October 21, 2024 10:16 5m 23s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 21, 2024 10:16 5m 23s
fix(rva, trigger): BP from trigger should be raised first, rather than misaligned. CI for difftest #56: Pull request #47 opened by NewPaulWalker
October 21, 2024 06:39 5m 13s NewPaulWalker:fix-rva-trigger
NewPaulWalker:fix-rva-trigger
October 21, 2024 06:39 5m 13s
fix(tdata1): CPU_XIANGSHAN do not implement hit field in mcontrol6. CI for difftest #55: Commit 6a83d0c pushed by huxuan0307
October 8, 2024 09:38 5m 30s difftest
difftest
October 8, 2024 09:38 5m 30s
fix(tdata1): CPU_XIANGSHAN do not implement hit field in mcontrol6. CI for difftest #54: Pull request #46 opened by NewPaulWalker
October 8, 2024 06:50 5m 21s NewPaulWalker:fix-hit
NewPaulWalker:fix-hit
October 8, 2024 06:50 5m 21s
fix(vleff): reduce VL and donot raise BP exception if trigger fired o… CI for difftest #53: Commit 24bae53 pushed by huxuan0307
September 30, 2024 07:02 6m 7s difftest
difftest
September 30, 2024 07:02 6m 7s
fix(medeleg): In first implement of prevent reentrancy, BP bit in med… CI for difftest #52: Commit c088a2a pushed by huxuan0307
September 30, 2024 07:01 5m 50s difftest
difftest
September 30, 2024 07:01 5m 50s
fix(vleff): reduce VL and donot raise BP exception on later element. CI for difftest #51: Pull request #45 opened by NewPaulWalker
September 30, 2024 06:32 6m 24s NewPaulWalker:fix-fof
NewPaulWalker:fix-fof
September 30, 2024 06:32 6m 24s
fix(trigger): make BP bit in medeleg writable, and make hit bit in tdata1 read-only 0. CI for difftest #50: Pull request #44 synchronize by NewPaulWalker
September 30, 2024 06:28 5m 36s NewPaulWalker:fix-trigger
NewPaulWalker:fix-trigger
September 30, 2024 06:28 5m 36s
fix(trigger): make BP bit in medeleg writable, and make hit bit in tdata1 read-only 0. CI for difftest #49: Pull request #44 opened by NewPaulWalker
September 30, 2024 06:13 5m 34s NewPaulWalker:fix-trigger
NewPaulWalker:fix-trigger
September 30, 2024 06:13 5m 34s
fix(diff): Donot diff for tcontrol. CI for difftest #48: Commit 2462ba2 pushed by huxuan0307
September 30, 2024 05:45 5m 33s difftest
difftest
September 30, 2024 05:45 5m 33s
fix(tinfo): CPU_XIANGSHAN's Trigger Module support Mcontrol6. CI for difftest #47: Pull request #43 synchronize by NewPaulWalker
September 30, 2024 05:27 5m 42s fix-tinfo
fix-tinfo
September 30, 2024 05:27 5m 42s