Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

fix(vlbusytable): fix int vl writeback wrong use vf vl writeback #3909

Merged
merged 1 commit into from
Nov 22, 2024
Merged

fix(vlbusytable): fix int vl writeback wrong use vf vl writeback #3909

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 8 additions & 8 deletions src/main/scala/xiangshan/backend/rename/BusyTable.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -205,22 +205,22 @@ class VlBusyTable(numReadPorts: Int, numWritePorts: Int, numPhyPregs: Int, pregW
val zeroTableUpdate = Wire(Vec(numPhyPregs, Bool()))
val vlmaxTableUpdate = Wire(Vec(numPhyPregs, Bool()))

val wb0Mask = Mux(io.wbPregs(intSchdVlWbPort).valid, UIntToOH(io.wbPregs(intSchdVlWbPort).bits), 0.U)
val wb1Mask = Mux(io.wbPregs(vfSchdVlWbPort).valid, UIntToOH(io.wbPregs(vfSchdVlWbPort).bits), 0.U)
val intVlWb = Mux(io.wbPregs(intSchdVlWbPort).valid, UIntToOH(io.wbPregs(intSchdVlWbPort).bits), 0.U)
val vfVlWb = Mux(io.wbPregs(vfSchdVlWbPort).valid, UIntToOH(io.wbPregs(vfSchdVlWbPort).bits), 0.U)

val zeroTable = VecInit((0 until numPhyPregs).zip(zeroTableUpdate).map{ case (idx, update) =>
RegEnable(update, 0.U(1.W), allocMask(idx) || ldCancelMask(idx) || wb0Mask(idx) || wb1Mask(idx))
RegEnable(update, 0.U(1.W), allocMask(idx) || ldCancelMask(idx) || intVlWb(idx) || vfVlWb(idx))
}).asUInt
val vlmaxTable = VecInit((0 until numPhyPregs).zip(vlmaxTableUpdate).map{ case (idx, update) =>
RegEnable(update, 0.U(1.W), allocMask(idx) || ldCancelMask(idx) || wb0Mask(idx) || wb1Mask(idx))
RegEnable(update, 0.U(1.W), allocMask(idx) || ldCancelMask(idx) || intVlWb(idx) || vfVlWb(idx))
}).asUInt


zeroTableUpdate.zipWithIndex.foreach{ case (update, idx) =>
when(wb0Mask(idx)) {
when(intVlWb(idx)) {
// int schd vl write back, check whether the vl is zero
update := !io_vl_Wb.vlWriteBackInfo.vlFromIntIsZero
}.elsewhen(wb1Mask(idx)) {
}.elsewhen(vfVlWb(idx)) {
// vf schd vl write back, check whether the vl is zero
update := !io_vl_Wb.vlWriteBackInfo.vlFromVfIsZero
}.elsewhen(allocMask(idx) || ldCancelMask(idx)) {
Expand All @@ -231,10 +231,10 @@ class VlBusyTable(numReadPorts: Int, numWritePorts: Int, numPhyPregs: Int, pregW
}

vlmaxTableUpdate.zipWithIndex.foreach{ case (update, idx) =>
when(wb1Mask(idx)) {
when(intVlWb(idx)) {
// int schd vl write back, check whether the vl is vlmax
update := !io_vl_Wb.vlWriteBackInfo.vlFromIntIsVlmax
}.elsewhen(wb1Mask(idx)) {
}.elsewhen(vfVlWb(idx)) {
// vf schd vl write back, check whether the vl is vlmax
update := !io_vl_Wb.vlWriteBackInfo.vlFromVfIsVlmax
}.elsewhen(allocMask(idx) || ldCancelMask(idx)) {
Expand Down
Loading