-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathhps_sdram_p0_all_pins.txt
executable file
·42 lines (39 loc) · 3.42 KB
/
hps_sdram_p0_all_pins.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
# PIN MAP for core < hps_sdram_p0 >
#
# Generated by hps_sdram_p0_pin_assignments.tcl
#
# This file is for reference only and is not used by Quartus II
#
INSTANCE: hps_0|hps_io|border|hps_sdram_inst
DQS: memory_0_mem_dqs
DQSn: memory_0_mem_dqs_n
DQ: {{memory_0_mem_dq[0]} {memory_0_mem_dq[1]} {memory_0_mem_dq[2]} {memory_0_mem_dq[3]} {memory_0_mem_dq[4]} {memory_0_mem_dq[5]} {memory_0_mem_dq[6]} {memory_0_mem_dq[7]}}
DM memory_0_mem_dm
CK: memory_0_mem_ck
CKn: memory_0_mem_ck_n
ADD: {memory_0_mem_a[0]} {memory_0_mem_a[10]} {memory_0_mem_a[11]} {memory_0_mem_a[12]} {memory_0_mem_a[1]} {memory_0_mem_a[2]} {memory_0_mem_a[3]} {memory_0_mem_a[4]} {memory_0_mem_a[5]} {memory_0_mem_a[6]} {memory_0_mem_a[7]} {memory_0_mem_a[8]} {memory_0_mem_a[9]}
CMD: memory_0_mem_cas_n memory_0_mem_cke memory_0_mem_cs_n memory_0_mem_odt memory_0_mem_ras_n memory_0_mem_we_n
RESET: memory_0_mem_reset_n
BA: {memory_0_mem_ba[0]} {memory_0_mem_ba[1]} {memory_0_mem_ba[2]}
PLL CK: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk
PLL DQ WRITE: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk
PLL WRITE: god_bless_apollo_hps_0:hps_0|god_bless_apollo_hps_0_hps_io:hps_io|god_bless_apollo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk
PLL DRIVER CORE: _UNDEFINED_PIN_
DQS_IN_CLOCK DQS_PIN (0): memory_0_mem_dqs
DQS_IN_CLOCK DQS_SHIFTED_PIN (0): hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout
DQS_IN_CLOCK DIV_NAME (0): hps_0|hps_io|border|hps_sdram_inst|div_clock_0
DQS_IN_CLOCK DIV_PIN (0): hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|read_capture_clk_div2[0]
DQS_OUT_CLOCK SRC (0): hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o
DQS_OUT_CLOCK DST (0): memory_0_mem_dqs
DQS_OUT_CLOCK DM (0): memory_0_mem_dm
DQSN_OUT_CLOCK SRC (0): hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o
DQSN_OUT_CLOCK DST (0): memory_0_mem_dqs_n
DQSN_OUT_CLOCK DM (0): memory_0_mem_dm
READ CAPTURE DDIO: {*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}
AFI RESET REGISTERS: *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:ureset|*:ureset_afi_clk|reset_reg[3]
SYNCHRONIZERS: *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uread_datapath|read_buffering[*].seq_read_fifo_reset_sync
SYNCHRONIZATION FIFO WRITE ADDRESS REGISTERS: *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uread_datapath|read_buffering[*].read_subgroup[*].wraddress[*]
SYNCHRONIZATION FIFO WRITE REGISTERS: *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|input_path_gen[*].read_fifo|*INPUT_DFF*
SYNCHRONIZATION FIFO READ REGISTERS: *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|input_path_gen[*].read_fifo|dout[*]
#
# END OF INSTANCE: hps_0|hps_io|border|hps_sdram_inst