-
Notifications
You must be signed in to change notification settings - Fork 0
/
VGA_top_hw.tcl
151 lines (124 loc) · 4.56 KB
/
VGA_top_hw.tcl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
# TCL File Generated by Component Editor 14.1
# Fri May 22 11:04:39 BRT 2015
# DO NOT MODIFY
#
# VGA_top "VGA_top" v1.0
# 2015.05.22.11:04:39
#
#
#
# request TCL package from ACDS 14.1
#
package require -exact qsys 14.1
#
# module VGA_top
#
set_module_property DESCRIPTION ""
set_module_property NAME VGA_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME VGA_top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
#
# file sets
#
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Vga
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Vga.vhd VHDL PATH Apollo_9/Vga.vhd TOP_LEVEL_FILE
#
# parameters
#
#
# display items
#
#
# connection point clock
#
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
add_interface_port clock clk clk Input 1
#
# connection point reset
#
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
add_interface_port reset reset reset Input 1
#
# connection point avalon_master
#
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""
add_interface_port avalon_master read_request read Output 1
add_interface_port avalon_master read_address address Output 32
add_interface_port avalon_master read_readdata readdata Input 32
add_interface_port avalon_master read_waitrequest waitrequest Input 1
#
# connection point clk_25
#
add_interface clk_25 clock end
set_interface_property clk_25 clockRate 25000000
set_interface_property clk_25 ENABLED true
set_interface_property clk_25 EXPORT_OF ""
set_interface_property clk_25 PORT_NAME_MAP ""
set_interface_property clk_25 CMSIS_SVD_VARIABLES ""
set_interface_property clk_25 SVD_ADDRESS_GROUP ""
add_interface_port clk_25 clk_25 clk Input 1
#
# connection point VGA
#
add_interface VGA conduit end
set_interface_property VGA associatedClock clock
set_interface_property VGA associatedReset ""
set_interface_property VGA ENABLED true
set_interface_property VGA EXPORT_OF ""
set_interface_property VGA PORT_NAME_MAP ""
set_interface_property VGA CMSIS_SVD_VARIABLES ""
set_interface_property VGA SVD_ADDRESS_GROUP ""
add_interface_port VGA VGA_G green Output 8
add_interface_port VGA VGA_R red Output 8
add_interface_port VGA VGA_B blue Output 8
add_interface_port VGA VGA_HS hs Output 1
add_interface_port VGA VGA_VS vs Output 1
add_interface_port VGA VGA_CLK vga_clk Output 1
add_interface_port VGA VGA_SYNC_n vga_sync Output 1
add_interface_port VGA VGA_BLANK_n vga_blank Output 1