README.md

2019.1 SDAccel™ Development Environment Tutorials See other versions

Create My First SDAccel Program

Introduction

An SDAccel application consists of a software program running on a host CPU and interacting with one or more accelerators running on a Xilinx FPGA. In this tutorial, you will learn how to write code for the host and for the accelerator, build the application using the SDAccel compiler, and then run and profile the application. The accelerator used in this tutorial is a vector-add function.

The Makefile used in this tutorial has a set of commands to compile, link, and run the host and kernel. The Makefile also provides a capability to enable profiling features to visualize the results.

Before You Begin

The labs in this tutorial use:

• BASH Linux shell commands.
• 2019.1 SDx release and the xilinx_u200_xdma_201830_1 platform. If necessary, it can be easily ported to other versions and platforms.

IMPORTANT:

• Before running any of the examples, make sure you have installed Xilinx Runtime (XRT) and the SDAccel development environment as described in the SDAccel Development Environment Release Notes, Installation, and Licensing Guide (UG1238).
• If you run applications on the Alveo card, ensure the card and software drivers have been correctly installed by following the instructions in the Getting Started with Alveo Data Center Accelerator Cards Guide (UG1301).

Accessing the Tutorial Reference Files

1. To access the reference files, type the following into a terminal: git clone https://github.com/Xilinx/SDAccel-Tutorials.
2. Navigate to SDAccel-Tutorials-master/docs/my-first-sdaccel-application/reference-files.

Next Steps

Complete the labs in the following order:

1. Coding My First C++ Kernel: Create the hardware kernel to run on the accelerator card.
2. Coding My First Host Program: Create the host program code, including making the required API calls to run the kernel.
3. Compiling and Linking the Application: Build the host program and hardware kernel.
4. Profiling the Application: Profile and optimize the application design.

---

Return to Main Page — Return to Getting Started Pathway

^{Copyright© 2019 Xilinx}