-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathSRAM-4T.sp
90 lines (87 loc) · 3.65 KB
/
SRAM-4T.sp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
********************************************************************
.TITLE '4T-Sram'
********************************************************************
* Carbon Nanotube Field Effect Transistors
* HSPICE Model
* Version 2.2.1
*
*
* Copyright The Board Trustees of the Leland Stanford Junior University 2009
* Albert Lin, Gordon Wan, Jie Deng, Prof. H-S Philip Wong
* All Rights Reserved.
*
* 09/09/2008 Last Modified by Albert Lin.
*
* Carbon Nanotube Field Effect Transistors Verilog-A implementation
* based on
* "A Circuit-Compatible SPICE model for Enhancement Mode Carbon
* Nanotube Field Effect Transistors" by Jie Deng and H-S Philip Wong
*
* Patent Pending.
*
* File name: cnfet_sample.sp
********************************************************************
********************************************************************
* LICENSE AGREEMENT
* Stanford Leland Junior University and the authors ("Stanford")
* provide these model files to you subject to the License Agreement,
* which may be updated by us from time to time without notice to you.
* The most-up-to-date License Agreement can be found at
* http://nano.stanford.edu/license.php
********************************************************************
*For optimal accuracy, convergence, and runtime
***************************************************
.options POST=2
.options AUTOSTOP
.options INGOLD=2 DCON=1
.options GSHUNT=1e-12 RMIN=1e-15
.options ABSTOL=1e-5 ABSVDC=1e-4
.options RELTOL=1e-2 RELVDC=1e-2
.options NUMDGT=4 PIVOT=13
.options runlvl=6
.param TEMP=27
***************************************************
*Include relevant model files
***************************************************
.lib 'CNFET.lib' CNFET
***************************************************
*Beginning of circuit and device definitions
***************************************************
*Some CNFET parameters:
.param Vd=0.9
.param Ccsd=0 CoupleRatio=0
.param m_cnt=1 Efo=0.6
.param Wg=0 Cb=40e-12
.param Lg=32e-9 Lgef=100e-9
.param Vfn=0 Vfp=0
.param m=19 n=0
.param Hox=4e-9 Kox=16
***********************************************************************
* Define power supply
***********************************************************************
Vdd Drain Gnd Vd
Vin1 BL Gnd 0 pulse 0 Vd 0 0 0 5ms 10ms
Vin2 WL Gnd 0 pulse 0 Vd 0 0 0 5ms 10ms
***********************************************************************
* Main Circuits
***********************************************************************
*nFET1
XCNT1 BL WL Q WL NCNFET Lch=Lg Lgeff='Lgef' Lss=32e-9 Ldd=32e-9
+ Kgate='Kox' Tox='Hox' Csub='Cb' Vfbn='Vfn' Dout=0 Sout=0 Pitch=20e-9 n1=m n2=n tubes=3
*nFET4
XCNT4 Qb Q Gnd Q NCNFET Lch=Lg Lgeff='Lgef' Lss=32e-9 Ldd=32e-9
+ Kgate='Kox' Tox='Hox' Csub='Cb' Vfbn='Vfn' Dout=0 Sout=0 Pitch=20e-9 n1=m n2=n tubes=3
********************************************
* pFET2
XCNT2 Drain Qb Q Qb PCNFET Lch=Lg Lgeff='Lgef' Lss=32e-9 Ldd=32e-9
+ Kgate='Kox' Tox='Hox' Csub='Cb' Vfbp='Vfp' Dout=0 Sout=0 Pitch=20e-9 n1=m n2=n tubes=3
* pFET3
XCNT3 Drain Q Qb Q PCNFET Lch=Lg Lgeff='Lgef' Lss=32e-9 Ldd=32e-9
+ Kgate='Kox' Tox='Hox' Csub='Cb' Vfbp='Vfp' Dout=0 Sout=0 Pitch=20e-9 n1=m n2=n tubes=3
***********************************************************************
* Measurements
***********************************************************************
.tran .1us 40ms start=0
.print tran V(Q) V(WL)
***********************************************************************
.end